dev builds
themes manual
device status forums
mailing lists
IRC bugs
dev guide

Rockbox mail archive

Subject: Re: [Qs] serial port; interrupts; memory structure

Re: [Qs] serial port; interrupts; memory structure

From: Linus Nielsen Feltzing <>
Date: Wed, 11 Dec 2002 22:02:20 +0100

Carlo Martino wrote:
> (*) What's the SH-1's serial interface hooked up to?

The SC0 tx pin is connected to the MAS for sending MP3 data.

> (*) Which pins on the SH-1 control the interrupts?

PB0-3 and PA0-3, if I remember correctly. Why?

> (*) There doesn't seem to be any cache on the SH-1. Rather, the on-chip
> RAM is merely another part of main memory. Is this correct?

Yes, that is correct.

> (*) The DMA capabilities of the SH-1 allow direct access between on-chip
> RAM and memory-mapped devices. Are these capabilities used and, if so,
> how?

We use it to feed the serial interface with data when playing music.

> (*) Is there DMA between the off-chip RAM and the hard drive? I figure's
> there's got to be, but...?

No, the CPU has to do the ATA transfers, because the hardware design
forces us to swap the byte order of the 16-bit data.

Received on 2002-12-11

Page template was last modified "Tue Sep 7 00:00:02 2021" The Rockbox Crew -- Privacy Policy