

# APPLICATION NOTE AN2400S04@

PRELIMINARY

SANYO Electric Co., Ltd. Semiconductor System-Business Div. Microcomputer Business Unit. 1-1-1, Sakata Oizumi-Machi, Gunma, JAPAN



#### **REVISION HISTORY**

- **V0.0** 09-March-2004
  - Initial version
- V0.1 26-March-2004
  - Changed IF S-curve phase
  - Modified after reviewing with project group
  - Add timing diagrams and counter 2 sequence
  - Add VQLP40 packaging dimensions
  - Adjust Supply voltage

#### **V0.2** 04-May-2004

- Added flowcharts
- TSSOP24 (225 mil) packaging dimension added
- Read diagram added
- Register definitions changed:
  - Register 100h chip ID definitions changed:
    - 04: LV24002

05: LV24000/LV24001 Register 102h - MSR\_O bit is moved from bit 7 to bit 4

Register 106h - SWP\_CNT bit becomes SWP\_CNT\_L (active low)

Register 108h - IRQ\_LVL bit is inverted (1: active low - 0: active high)

Register 202h – DIR\_AFC bit: description changed

Register 206h - IF\_PM becomes IF\_PM\_L (active low)

Register 207h - AMUTE becomes AMUTE L (active low)

Register 207h - CTRLB becomes TB\_ON (Treble/Bass on)

Register 208h - FILTSW bit becomes AUTOSSR

Register 209h - Tone (bit [7:4]) and volume (bit [3:0]) levels are inverted

Register 20Ah - Beep frequencies (bit [7:6]) are reversed

Register 20Ah - BASS\_L becomes BASS\_PP

Register 20Bh - Soft audio mute moved from bit [7:5] to bit [4:2]. 8 control levels

Register 20Bh - Soft stereo moved from bit [4:2] to bit [7:5]. 8 control levels

- Register 208h ST\_M bit is inverted (1: mono 0: stereo)
- Applied DIR\_AFC bit level to "Using the digital automatic frequency control"
- Divider factor of counter 2 changed from 16 to 2
- Volume, tone, treble, bass handling added
- Soldering chapter is removed
- Write/Read timing changed

#### **V0.3** 27-Aug-2004

-Added Datasheet's Register

- Register definitions changed:
  - Register 102h: Bit 6 defined (AFC\_LVL)
    - Bit 5 defined (AFC SPD)

MSR O bit is moved from bit 4 to bit 7

Bit 4 becomes reserved (was MSR\_O)

- Register 202h bit 4, 1, 0 are reserved but need to be written with 1
- Fix error in pin out of LV24002-VQLP40 (missing LINE IN R/L, double LINE OUT R/L)
- Change the default frequency of stereo decoder clock from 37.5 kHz to 38 kHz.
- Add default values of the registers
- Change V<sub>cc1</sub> to V<sub>STABI</sub>.
- L<sub>1</sub>, L<sub>2</sub>, V<sub>STABI</sub> pin become NC for VQLP40 packaging



- Rename IFCEN\_SOC register to IF\_CENTER
- Register 10Eh: Change level of read only bits 2, 4 (was 1, become 0)
- Register 10Dh: change field strength bit values when read
- Register 206h: add description of AGCSP-bit
- Change write/read 3-wire timing diagram for correct CLOCK-level
- All chip types pin out: Swapping LINE-OUT-R and LINE-OUT-R for all packages
- LV24001/LV24002 pin out: Swapping LINE-IN-R and LINE-IN-L pin for all packages

#### V0.4 29-September-2004

- Register 10Ch: changed level of read-only bit 7 (always 0)
- Register 10Eh: changed description of bits 1 and 0
- Register 206h: changed bit 5 from AFC\_WS into STABI\_BP because bit function changed
- Register 207h: changed bit 7 from PWR\_LVL into AGC\_SLVL because bit function changed
- Corrected description for bits 0, 1 and 3
- Changed default for RADIO\_CTRL3 register from 18h into 98h and changed remarks
- Improved write/read 3-wire description with respect to driving the CLOCK low
- Adjusted some current figures
- Change default stereo decoder clock from 38 kHz to 38.3 kHz
- Added text to RESET AFC when setting a frequency
- Appendix B: Code improvement
- Appendix D: Changed SwOscLow to 30 and SwOscHigh to 200
- Appendix G: Code improvement for Scan algorithm and FindFmStation
- Changed flowcharts "Set Frequency" and "Scan Frequency"



## TABLE OF CONTENTS

	6
HOST HARDWARE REQUIREMENTS	7
BASIC INFORMATION	8
Radio regions	0 8
Needo regional	0 8
	O
	ອ
Accessing the LV2400x	10
Whiting the LV2400X	10
	10
	12
write uming	12
Read uming.	12
External clock timing	13
Measure inequency	14
Measuring frequency with ne LV2400X	14
Measuring with counter 1 (NR_W control)	10
Weasuring with counter 2 (CLR_IN control)	10
Using the Digital Automatic Frequency Control (AFC) of the LV2400x	10
Using Interrupt of the LV24002	
Audio volume control of the LV2400x	17
Tone (loudness) control	17
	18
Bass control	18
BASIC THEORY	. 19
Redefine the LV2400x registers for software ease	19
Dealing with negative DAC control registers.	19
Dealing with the 7½ bits FM_CAP register	19
Finding out the value for a DAC control register	20
Quick setting RF frequency.	21
IMPLEMENTING RADIO FUNCTIONS	. 23
Initialization	23
Software initialization	24
Setting frequency	24
Scan radio station	25
Register map.	26
Register description	27
Block X, Register 01n – BLK_SEL – Block Select register (Write Only)	27
Block 1, Register 00h – ChiP_ID – ChiP identify register (Read Only)	
Block 4, Register 02h - MSRC_SEL - Measurement Source Select Register (Write-Only)	20
Block 1, Register 03n – FM_OSC – FM RF Oscillator Register (Write-only)	28
Block 1, Register 04n – SD_OSC – Stereo Decoder Oscilator Register (Write-only)	29
Block 1, Register 051 – IF_05C – IF Oscillator Register (Write-only)	29
Block 1, Register 00h – CNI_CTRL – Counters Control Register (White-Only)	29
Block 1, Register 00h – IRQ_MSR – Interrupt Mask Register (Write-Olity)	30
Block 1, Register 091 – FM_CAP – FM RF Capacitor Bank Register (Wille-Only)	
Block 1, Register ORD CNT_L - Counter Value High Register (Read-Oily)	
Block 1, Register OCh CTPL STAT, Control Status Register (Read-only)	21
Block 1 Pagister ODE PADIO STAT Padio Status Register (Read-Olity)	21
Block 1, Register ODE – RADIO_STAT – Radio Station Status Register (Read-Only)	
Block 1, Register OEH - IRQ_ID - Interrupt Outpatient (Read-Only)	
Block 2 Register 02h - RADIO CTRL1 - Redio Control 1 Register (Write Only)	
Block 2 Register 03h - IF CENTER - IF Center Frequency Register (Write-only)	
Block 2. Register 05h - IF BW - IF Bandwidth Pagietar (Write antw)	24
Block 2 Register 06h - RADIO CTRL2 - Radio Control 2 Register (Write only)	24
Block 2 Register 07h - RADIO CTRL 2 - Radio Control 2 Register (Write-only)	25
Block 2 Register 08h - STEREO CTRL - Stareo Control Degister (Write-only)	26
Block 2 Register 09h - ALIDIO CTRL - Audio Control 1 Register (Write-only)	36
Block 2, Register 04h – AUDIO_CTRL2 – Audio Control 2 Register (Write-only)	



#### AN2400S04@ - V0.4 LV24000/LV24001/LV24002

Block 2, Register 0Bh – PW_SCTRL – Power and Soft Control Register (Write-only)	
APPENDIX A: NOTATIONS USED BY PSEUDO-CODE	39
APPENDIX B: BIG STEP TUNING	40
APPENDIX C: FINE STEP TUNING	40
APPENDIX D: INITIALIZE THE QUICK SET FREQUENCY DATA	41
APPENDIX E: CALCULATE CAP/OSC VALUE	42
APPENDIX F: QUICK SET RF-FREQUENCY	43
APPENDIX G: SCAN RADIO STATION	44
APPENDIX H: MISCELLANEOUS ROUTINES	46
Constant A for RF-frequency coefficient	46
CalculateCoeff	46
InterpolateX	46
InterpolateY	46
APPENDIX G: FLOW CHARTS	47

## INTRODUCTION

The Sanyo LV2400x family of products introduces a new concept of FM radio IC's that offer great functionality combined with excellent performance and without the use of external components. To achieve these characteristics new principles of tuning and control of the FM radio have been developed. This application note is intended to give insight in the principles that give the LV2400x product its compelling specifications.

Typical tuners IC's use an external clock and a PLL to generate the tuned RF frequency. In the LV2400x series, software on the host takes care of tuning the IC. This results in a very fast tuning and maximum flexibility in controlling and configuring the IC: scanning the whole FM band in less than 2 seconds by weak reception (no station), setting a FM frequency within 150 ms<sup>1</sup>.

For tuning to a radio station three oscillator frequencies are important: The RF frequency, the IF frequency and the stereo decoder frequency. All these frequencies are programmed by software by adjusting four predefined setting frequencies registers: a DAC control register for each frequency (fine-tuning) and a capacitor switch control (coarse-tuning) for the RF frequency due to its great frequency range.

The above mentioned registers need to be set to specific values in order to correctly receive a radio station. The mechanism used for this is a "set and measure" algorithm using smart interpolation to quickly find out the right register's value.

Measuring the frequency is done by counting pulses (p) generated by the oscillator (RF, IF or stereo decoder) during a known time (t). The actual frequency can than be easily determined by dividing the (p) by (t). If the required frequency is not correct, the frequency register is reprogrammed. The new value can be estimated accurately by knowing the behavior of the oscillator when changing settings. This way only a few steps are required to find the right setting. Once the right frequency is found it can be locked by internal AFC logic so drift due to temperature or voltage changes is avoided.

The following chapters of the application note go in more detail on how to control the LV2400x. For a quick overview of the software refer to APPENDIX G: FLOW CHARTS.

<sup>&</sup>lt;sup>1</sup> Based on 8-bit microprocessor with instruction clock at 2 MHz, driving 3-wires bus with 3 GPIO pins.



## HOST HARDWARE REQUIREMENTS

Access to the LV2400x IC is done through the 3-wire bus:

- CLOCK Data strobe, input to the LV2400x
  - NR\_W Command (Write or read data), input to the LV2400x
  - DATA Bi-directional pin: input to the LV2400x when NR\_W is high, output from the LV2400x when NR\_W is low.

Therefore, the host CPU should supply 3 GPIO pins, configured as following:

CLOCK	Output of the host
NR_W	Output of the host
DATA	Bi-directional:
	Output of the host when NR_W is high (write to LV2400x mode).
	Input of the host when NR W is low (read from LV2400x mode).
	Optional requirement of DATA-line:
	Possibility to generate interrupt.

To reduce the software load during measuring of a frequency, a (8-bit/16-bit) timer is preferable. The timer generates interrupt when it rolls over and continues with counting until the control software disables it.

When the timer is not available, the control software has to perform a busy waiting loop of  $\pm$ 32 ms for frequency measurements.

When an external clock, which is supplied by the host hardware, is connected to CLK\_IN pin of the LV2400x, the busy waiting loop can be reduced (depends on the CLK\_IN frequency).

Also, to reduce the software load on the host CPU, the DATA pin can be configured as an interrupt pin after the LV2400x is appropriately set up. In this manner, the control software doesn't have to poll the LV2400x for radio events (like stereo/mono mode changing, signal strength drops, measuring with CLK\_IN done...)

## **BASIC INFORMATION**

#### **Radio regions**

The popular radio regions are summarized below:

Region	Band limit	De-emphasis
Japan	76 MHz - 90 MHz	50 μs
Europe	87.5 MHz – 108 MHz	50 μs
USA	87.5 MHz – 108 MHz	75 μs

#### **Display VS tuned frequency**

Radio stations are marked by their displayed frequency. To receive a radio station, a radio receiver must be tuned so that it can lock the IF for demodulation.

For the LV2400x, the tuned frequency is the sum of the displayed frequency and the preset IF frequency, in formula:

Tuned FM frequency = displayed frequency + preset IF frequency

For example: when the IF frequency of LV2400x is preset at 110 kHz, it must be tuned at 88.51 MHz to receive the radio station at 88.4 MHz.



## **BASIC ROUTINES**

#### Accessing the LV2400x

Access to the LV24000x can be done through the 3-wire bus. At host side, The NR\_W and CLOCK are output signals, while the DATA is bi-directional.

When power up, host should initialize the 3-wire bus in host read mode:

- 1. Set direction of the DATA-line to input-mode.
- 2. Drive NR\_W low
- 3. Drive CLOCK high

**<u>Note</u>** : Use following sequence for changing read/write mode:

- A. Change from host read-mode to host write-mode:
  - A.1. Keep the CLOCK signal HIGH.
  - A.2. Set the NR\_W signal to HIGH (write mode)
  - A.3. Set the DATA-pin direction to OUTPUT mode.
- B. Change from host write-mode to host read-mode:
  - B.1. Keep the CLOCK signal HIGH.
  - B.2. Set the DATA-pin direction to INPUT mode.
  - B.3. Set NR-W to LOW (read mode).



#### Writing the LV2400x

Writing the LV2400x is done in two phases (if appropriate). First the correct block address needs to be written to the Block Select register (BLK\_SEL). The 16-bits data pattern for the block selection consists of:

- Bit[15:8] = 0x01: the address of BLK\_SEL register: block select cycle
- Bit[7:0] = block number: block to be selected

Note that the block select register needs to be written unless the last read of write was already done from/to the same block.

Next the register can be written. The 16 bits data pattern consists of:

- Bit[15:8]: 8 bits register address.
- Bit[7:0]: 8 bits register data.

The 16-bits data pattern (block select and register write) is serially sent to the LV2400X as follows:

- a) Drive NR\_W pin high to set the LV2400X in input mode.
- b) Set the direction of DATA-line to output of the host (if required)
- c) Generate negative edge of CLOCK (driving CLOCK from high to low)
- d) Drive the DATA pin to correct level.
- e) Generate positive edge of CLOCK (driving CLOCK from low to high). This signals the LV2400x to latch the data bit.
- f) Delay some time to meet the data hold time requirement of LV2400X.
- g) Repeat step (c) to (f) 16 times to shift the 16 bits data pattern into the LV2400X.
- h) Set the direction of DATA-line to input of the host (if required)
- *i)* Drive NR\_W pin to low. This signals the LV2400X to latch the data into correct register.

Note: LSB of the data pattern should be shifted out first.



#### SANYO Electric Co., Ltd. Semiconductor Company

Page 10 of 53

#### Reading the LV2400X

To read a chip register, the 8 bits register address must be written followed by reading the 8 data bits. Remember that before accessing a register, the correct block must be selected first, unless it already selected (see above).

The register can be serially read as follow:

- a) Optionally select correct block
- b) Drive NR\_W line high (write mode)
- c) Set the direction of DATA-line to output of the host (if required)
- d) Generate negative edge of CLOCK (driving CLOCK from high to low)
- e) Drive DATA-line to correct level
- f) Generate positive edge of CLOCK (driving CLOCK from low to high).
- g) Delay some time to meet the data hold time requirement of LV2400X.
- Repeat step (d) to (i) 8 times to shift the 8 bits register address into the LV2400X (LSB must be shifted out first)
- i) Set the direction of DATA-line to input of the host (if required)
- j) Drive the NR\_W line low (read mode).
- k) Drive the CLOCK high to low to generate a negative edge. This signals the LV2400x to put the data bit on the DATA-line.
- I) Delay sometime to meet the data setup time requirement of LV2400x.
- m) Drive CLOCK-line low to high.
- n) Read the data bit at the DATA-line (The data can also be read after step I)
- o) Repeat step (k) to (n) 8 times to read the 8 bits data out of the LV2400x.

Note: The LV2400X will shift the LSB of the data out first.

**Note**: The LV2400X will shift the LSB of the data out first.

	_
DATA         A0 X A1 X A2 X A3 X A4 X A5 X A6 X A7         D0 X D1 X D2 X D3 X D4 X D5 X D6 X D7         D0 X D1 X D2 X D3 X D4 X D5 X D6 X D7           <	
NR_W /	-



## **Timing diagrams**

#### Write timing



Parm		Ratings			Unit
	Min. Typ. Max.				
t <sub>w</sub>	Delay from command to data	750			ns
t <sub>DL</sub>	Delay from data stable to data latch time	750			ns
t <sub>HD</sub>	Data Hold time	750			ns
t <sub>CH</sub>	Clock High-level time	750			ns
t <sub>CL</sub>	Clock Low-level time	750			ns



Parm				Ratings	
		Min.	Тур.	Max.	
t <sub>W</sub>	Delay from command to 1 <sup>st</sup> data bit	350			ns
t <sub>SU</sub>	Data Setup time			350	ns
T <sub>HD</sub>	Data hold time			350	ns

SANYO Electric Co., Ltd. Semiconductor Company

Page 12 of 53



## External clock timing



Parm		Ratings			Unit
		Min.	Тур.	Max.	
t <sub>CH</sub>	Clock High-level time	495			ns
t <sub>CL</sub>	Clock Low-level time	495			ns

SANYO Electric Co., Ltd. Semiconductor Company



#### **Measure frequency**

#### Measuring frequency with the LV2400X

The 3 frequencies IF, stereo decoder clock and FM can be determined by counting the pulses within a timing window. The pulses can be counted with the built-in counter 1. The timing window can be created by host software or by (optionally) using counter 2.

When counter 1 is selected (CNT\_SEL bit in CNT\_CTRL register is 0), the measurement is controlled by NR\_W-line: counter 1 starts counting when it is enabled and the NR\_W-line goes low. Counter 1 stops with counting as soon as the NR\_W-line goes high. The 16-bit pulse count can be read back at CNT\_H/CNT\_L register. The active time of NR\_W is the measuring period.



When counter 2 is selected, the measurement is controlled by CLK\_IN line and the tab select bits CTAB[2:0]. Counter 2 will enable counter 1 when CNT\_EN is active, after the number of count which is selected by the host software via CTAB[2:0]-bits, counter 2 stops the measurement and drives II\_CNT2 flag active to indicate the measurement is ended. The 16-bit pulse count can be read back at CNT\_H/CNT\_L register. The input clock of counter 2 and the tab-selection determines the measuring period. When SWP\_CNT\_L bit is high, the measuring source will go to counter 2 instead of counter 1. Only clear this bit when CLK\_IN is greater than 100 kHz.

SANYO Electric Co., Ltd. Semiconductor Company



The frequencies of the LV2400x are divided as below table before they go to the measuring circuitry:

Frequency	Divider factor
IF-frequency	1
RF-frequency	256
Stereo decoder clock	1

#### Measuring with counter 1 (NR\_W control)

Perform following steps:

- a) Enable the frequency source to be measured (register MSRC\_SELL set one of the MSS\_xx bits).
- b) Make sure counter 1 is selected (Register CNT\_CTRL bit CNT\_SEL is 0)
- c) Enable measuring mode (register RADIO\_CTRL1 EN\_MEAS bit).
- d) Reset the counter (register CNT\_CTRL Driving bit CNT1\_CLR high then low).
- e) Start the counter 1 on LV2400x (register CNT\_CTRL set CNT\_EN bit). At the moment the NR\_W signal gets LOW, the counter starts.
- f) Wait time t.
- g) To stop the counter, first set the NR\_W signal HIGH, then disable the counter of LV2400x (register CNT\_CTRL clear CNT\_EN bit).
- h) Read the pulse count n from the counter register of LV2400x (register CNT\_H/CNT\_L).
- i) Restore the measure mode.
- j) Restore the measure source select (register MSRC\_SEL)



#### Note:

- The measuring window begins at the moment that the NR\_W signal is driving LOW (point e) and ends when the NR\_W signal is driving HIGH (point g).
- The precision of the measurement depends on:
  - a) The duration of t. 1 pulse wrong at t=1ms results in more deviation than at t=32ms
  - b) The precision of the measuring window: calculate with t=32ms gives other f than with
    - t=32,1ms. Application should take some care to have an accurate measuring window t.

Then the frequency can be calculated with formula:

Frequency 
$$[Hz] = \frac{\text{Count value}}{\text{Counting time [s]}} \times \text{Divider factor}$$

The accuracy of this method is shown in below table.

Measure period	Measure deviation				
•	IF-frequency	RF-frequency	Stereo-decoder frequency		
8 ms	<u>+</u> 125 Hz	<u>+</u> 32 kHz	<u>+</u> 125 Hz		
16 ms	<u>+</u> 62 Hz	<u>+</u> 16 kHz	<u>+</u> 62 Hz		
32 ms	<u>+</u> 31 Hz	<u>+</u> 8 kHz	<u>+</u> 31 Hz		
64 ms	<u>+</u> 15 Hz	<u>+</u> 4 kHz	<u>+</u> 15 Hz		
100 ms	<u>+</u> 10 Hz	<u>+</u> 2.5 kHz	<u>+</u> 10 Hz		



#### Measuring with counter 2 (CLK\_IN control)

Perform following steps:

- a) Enable the frequency source to be measured (register MSRC\_SELL set one of the MSS\_xx bits).
- b) Make sure counter 2 is selected (Register CNT\_CTRL bit CNT\_SEL is 1)
- c) Enable measuring mode (register RADIO\_CTRL1 EN\_MEAS bit).
- d) Reset the counter (register CNT\_CTRL Driving bit CNT1\_CLR high then low).
- e) Program the appropriate tab-select (register CNT\_CTRL CTAB[2:0] bits)
- f) Program the SWP\_CNT\_L bit in CNT\_CTRL register appropriately
- g) Enable counter 2 interrupt (register IRQ\_MSK IM\_CNT2 bit)
- h) Start the counter on LV2400x (register CNT\_CTRL set CNT\_EN bit).
- i) Write any data pattern to IRQ\_OUT register to let the LV2400x use the DATA-line as interrupt
- j) Host software can poll the DATA-line or wait for interrupt.
- When counter 2 interrupt occurs (DATA-line goes active, II\_CNT2 flag is set in IRQ\_ID register), de measuring is done.
- I) Disable the counter of LV2400x (register CNT\_CTRL clear CNT\_EN bit).
- m) Read the pulse count n from the counter register of LV2400x (register CNT\_H/CNT\_L).
- n) Restore the measure mode.
- o) Restore the measure source select (register MSRC\_SEL)
- p) Restore interrupt setting

The frequency can be calculated as follows: When SWP\_CNT\_L is 1 (no counters swapping):

Frequency [Hz] =  $\frac{N * f_{ext}}{Tab * 2} \times Divider factor$ 

When SWP CNT L is 0 (counters are swapped):

Frequency [Hz] =  $\frac{f_{ext} * Tab * 2}{N}$  Divider factor

N: pulse count (read back from  $CNT_L/CNT_H$ )  $f_{ext}$ : Frequency of the external clock on  $CLK_IN$ -line

Tab: tab selected by CTAB[2:0] (example: if CTAB[2:0] = 101b, value of tab is 2048)

The deviation 1/N (assume no deviation in f<sub>ext</sub>)

## Using the Digital Automatic Frequency Control (AFC) of the LV2400x

AFC is the mechanism that prevents the FM-frequency from drifting (FM-frequency drifting will de-tune the radio reception)

To enable the AFC:

- The AFC\_WS bit (RADIO\_CTRL2 register) should be high
- Clear the DIR\_AFC bit (RADIO\_CTRL1 register) for normal operation mode
- Clear the RST\_AFC bit ((RADIO\_CTRL1 register)
- Set the EN\_AFC bit (RADIO\_CTRL1 register)

To disable the AFC:

- Don't touch the AFC\_WS bit (RADIO\_CTRL2 register) and DIR\_AFC bit (RADIO\_CTRL1 register)
- Set the RST\_AFC bit (RADIO\_CTRL1 register)
- Clear the EN\_AFC bit (RADIO\_CTRL1 register)

Because the AFC adjusts the FM-frequency, it is recommended to disable the AFC before setting FM-frequency.

SANYO Electric Co., Ltd. Semiconductor Company

Page 16 of 53



#### Using interrupt of the LV2400x

Prepare the LV2400x for generating interrupt:

- a) Clear any pending interrupt (by reading RADIO\_STAT and CTRL\_STAT register)
- b) Program the interrupt level (register IRQ\_MSK IRQ\_LVL bit)
- c) Program the IRQ\_MSK register to enable the desired interrupt(s)
- d) Write any data pattern to IRQ\_OUT register to let the LV2400x generate interrupt on the DATA-line

Interrupt handler on the host side:

- a) Read the IRQ\_ID register to identify the interrupt(s)
- b) Serve all enabled interrupts
- c) Clear the served interrupt(s)
- e) Write any data pattern to IRQ\_OUT register to arm the interrupt again

#### Overview of LV2400x interrupts

Interrupt	Enable bit (IRQ_MSK)	ID bit (IRQ_ID)	Clear action	Handling
Counter 2 done	IM_CNT2	II_CNT2	Disable counter	Frequency calculation
AFC out of range	IM_AFC	II_AFC	Read CTRL_STAT register	Re-tune the FM-frequency
Mono/Stereo changed	IM_MS	II_FS_MS	Read RADIO_STAT register	Update display
Field strength changed	IM_FS	II_FS_MS	Read RADIO_STAT register	Update display

#### Using audio control of the LV2400x

#### Audio volume control

21 volume levels can be realized using AMUTE\_L-bit, VOLSH-bit in RADIO\_CTRL3-register and the 4 volume level VOL\_LVL bits in AUDIO\_CTRL1-register as following scheme:

Volume	AMUTE_L	VOLSH	VOL_LVL[3:0]	Remark
0	0	Х	Х	No sound (audio muted)
116	1	0	150	Volume without VOLSH-bit
1720	1	1	30	Extra levels with VOLSH-bit

#### Tone (loudness) control

The 4 tone level bits TONE\_LVL (bit [7:4] of the AUDIO\_CTRL1-register) can be used for dynamic bass boost feature: Host software can let the tone level follow the volume level until a pre-defined tone level is reached to introduce more or less bass according to the volume level. Program these 4 bits with 1111b to keep the LV2400x at fixed bass level when this feature is not desired (no dynamic bass boost).

Host software should make sure that the tone level may not exceed the volume level (Note that tone/volume levels are the inverse of the register's value). For example when the dynamic bass boost is preset at 9 (value 15-9=6 must be used as lowest tone value), following scheme should be used:

VOL_LVL (AUDIO_CTRL1[3:0])	TONE_LVL (AUDI_CTRL1[7:4])	Remark
156	156	Tone bits follow volume bits (Volume level varies from 09, so does tone level)
50	6	Tone bits stick at 6 for dynamic bass level 9

SANYO Electric Co., Ltd. Semiconductor Company



#### Treble control

3 treble levels can be realized using TREB\_N-bit, TREB\_P-bit in AUDIO\_CTRL2 -register and TB\_ON-bit in RADIO\_CTRL3-register as following scheme:

TB_ON	TREB_N	TREB_P	Remark
1	1	0	Treble level 0
0	0	0	Treble level 1 (flat frequency response)
1	0	0	Treble level 1 (do not use)
1	0	1	Treble level 2

Note: Not mentioned combinations are not allowed.

#### **Bass control**

4 bass levels can be realized using BASS\_N-bit, BASS\_P-bit, BASS\_PP-bit in AUDIO\_CTRL2 - register and TB\_ON-bit in RADIO\_CTRL3-register as following scheme:

TB_ON	BASS_N	BASS_P	BASS_PP	
1	1	0	0	Bass level 0
0	0	0	0	Bass level 1 (flat freq. response)
1	0	0	0	Bass level 1 (do not use)
1	0	1	0	Bass level 2
1	0	1	1	Bass level 3

Note: Not mentioned combinations are not allowed.



## **BASIC THEORY**

#### Redefine the LV2400x registers for software ease

#### Dealing with negative DAC control registers

The LV2400x has some DAC control registers in negative logic (i.e. TBD, TBD). This means when increasing the content of those registers, the frequency is decreased. The FM\_OSC (TBD) register is on the contrary, positive logic. Software can use the following conversion to convert the negative DAC control registers to positive logic: Logical value (SoftwareValue) to physical value (HardwareValue) conversion:

SoftwareValue = 255 - HardwareValue

Physical value (HardwareValue) to logical value (SoftwareValue) conversion:

HardwareValue = 255 – SoftwareValue

Applying the conversion on the negative DAC control registers, software can work with the logical value to have all the DAC control registers of LV2400x in positive logic. A low-level routine converts the logical value to physical value before writing it to the hardware. Having all DAC control registers in positive logic makes it possible for the software to use just one algorithm for determining the DAC control register value by a frequency.

#### Dealing with the 7½ bits FM\_CAP register

Working with the FM\_CAP register requires some care because:

- It's in negative logic.
- The value range is not continuous due to the overlapping of bit 7 and bit 6 of this register (combination 01b and 10b have the same range)

Software can apply following conversion to the FM\_CAP: <u>Logical value (SoftwareValue) to physical value (HardwareValue) conversion:</u>

> If (SoftwareValue <64) HardwareValue = 255 – SoftwareValue Else HardwareValue = 255 – 64 – SoftwareValue

Physical value (HardwareValue) to logical value (SoftwareValue) conversion:

If (HardwareValue <128) SoftwareValue = 255 – 64 – HardwareValue Else SoftwareValue = 255 – HardwareValue

After the conversion, software will get a linear FM\_CAP register in positive logic. The logical value range is from 0 to 191.



#### Finding out the value for a DAC control register

Tuning the LV2400x to a frequency is finding out which value should be programmed in the companion DAC control register.

There are 3 tunable frequencies on the LV2400x:

- IF frequency: controlled by the IF\_OSC register.
- Stereo decoder clock: controlled by the SD\_OSC register.
- RF frequency: controlled by the FM\_CAP (coarse step) and FM\_OSC (fine step) register.

These 4 registers can be tuned with 1 algorithm (see APPENDIX B: BIG STEP TUNING). The fine step tuning (see APPENDIX C: FINE STEP TUNING) can be optionally used when precision is needed.

During radio station scanning, the FM\_CAP and FM\_OSC must be adjusted to vary the RF frequency. So the values for these 2 registers should be quickly determined for a quick scan. Software can approach them via their math model, as described in next session.



## **Quick setting RF frequency**

Setting the RF frequency is finding out the values for FM\_CAP and FM\_OSC register. The FM\_CAP adjusts the RF frequency in big steps. The FM\_OSC adjusts the RF frequency in small steps.

The RF frequency is generated with formula:

 $ω^2 = 1/(LC)$  where ω=2πf (f is the desired RF) L is the inductance of the coil C is the capacitance (controlled by FM\_CAP/FM\_OSC)

Or

$$C = 1/(L\omega^{2})$$
  
C = 1/(L\*4\pi^{2}) \* 1/f<sup>2</sup>

The first part of the equation  $(1/(L4\pi^2))$ , is a coefficient which varies with L but L can be considered as constant for a specific LV2400x in a specific hardware design. So when we redefine this part as a constant A (see further APPENDIX H: MISCELLANEOUS ROUTINES - Constant A for RF-frequency coefficient), a coefficient for a frequency f can be calculated as follows: Coeff =  $(A/f^2)$ 

When we use the coefficient to approach the RF frequency, we will have a linear characteristic so that a FM\_CAP value for a RF frequency can be interpolated between the point FM\_CAP=low and the point FM\_CAP=high.

When we apply the FM\_OSC to the FM\_CAP, we will have 4 points, divide into 2 sets as follows:

FM_OSC	FM_CAP	Point
Low	Low	P00 (set 0)
Low	High	P01 (set 0)
High	Low	P10 (set 1)
High	High	P11 (set 1)

In graphic:





With these 4 points, the FM\_CAP and FM\_OSC of a RF-frequency  $f_{\rm x}$  can be calculated as follows:

- Calculate  $coef_x$  from RF frequency  $f_x$  (remember that  $coef_x = A/f_x^2$ )
- Using set 0, value CAP<sub>x</sub> can be interpolated.
- With CAP<sub>x</sub>, value Y0 and Y1 can be interpolated from set 0 and set 1
- The FM\_OSC value OSC<sub>x</sub> can be interpolated from Y0 and Y1.

The calculated value  $OSC_x$  needs to be corrected because we approach the RF frequency with linear characteristic. The value of  $OSC_x$  can be adjusted as follows:

- Write CAP<sub>x</sub> , OSC<sub>x</sub> to the LV2400x
- Measure the RF frequency f<sub>m</sub> at this point
- Calculate the coef<sub>m</sub> from f<sub>m</sub>
- Determine the correction factor (coef<sub>x</sub> coef<sub>m</sub>)
- Apply the correction factor to Y0 and Y1
- Interpolate the OSC<sub>x</sub> value again from the corrected Y0 and Y1

So to set RF frequency, we only need 1 measurement (if precision is required) See APPENDIX E: CALCULATE CAP/OSC VALUE for pseudo code.

The 4 point P00, P01, P10, P11 can be measured once when the software is initialized (See APPENDIX D: INITIALIZE THE QUICK SET FREQUENCY DATA)



## **IMPLEMENTING RADIO FUNCTIONS**

#### Initialization

After power-up, the LV2400x needs to be initialized as follow: 1. Write default values to the registers:

Block	Address	Register name	Value	Remark
01h	02h	MSRC_SEL	40h	No measure source select, AFC at 20 $dB\mu V$
	03h	FM_OSC	80h	Indicative - should be tuned to FM frequency
	04h	SD_OSC	80h	Indicative - should be tuned to stereo decoder default frequency
	05h	IF_OSC	80h	Indicative – should be tuned to default IF frequency
	06h	CNT_CTRL	08h	User counter 1 without counter swapping
	08h	IRQ_MSK	00h	Disable all interrupts
	09h	FM_CAP	80h	Indicative – should be tuned to FM frequency
	0Fh	IRQ_OUT	-	No action on this register (skip)
02h	02h	RADIO_CTRL1	53h	Enable AFC. Reserved bits with correct value
	03h	IF_CENTER	W	Same value as IF_OSC
	05h	IF_BW	W	65% of IF_OSC
	06h	RADIO_CTRL2	10h	Mute IF-PLL inactive. VREF on
	07h	RADIO_CTRL3	88h	Enable FM. Audio muted. AGC setlevel on
	08h	STEREO_CTRL	48h	Enable auto slew rate. CS level = 4
	09h	AUDIO_CTRL1	77h	Audio volume = 8. Tone level = 8
	0Ah	AUDIO_CTRL2	C0h	No beep out
	0Bh	PW_SCTRL	6Dh	Power on. Soft streo=3. Soft mute = 3

- 2. Calibrate the IF frequency at <u>110 kHz</u> as follows:
  - Enable measure mode of LV2400X (register RADIO\_CTRL1 EN\_MEAS bit)
  - Enable the demodulator PLL mute (register RADIO\_CTRL2 IF\_PM\_L bit)
  - Enable measuring IF-frequency (register MSRC\_SELL MSS\_IF bit)
  - Tune the IF\_OSC register to the specified frequency. Note that when writing to IF\_OSC register, IF\_CENTER register should be written with the same value of IF\_OSC, IF\_BW register should be written with IF\_OSC\*65%.
  - Restore measurement source select (register MSRC\_SEL)
  - Disable the demodulator PLL mute (register RADIO\_CTRL2 IF\_PM\_L bit)
  - Restore the measure mode of LV2400X (register RADIO\_CTRL1 EN\_MEAS bit)
- 3. Calibrate the stereo decoder clock at <u>38.3 kHz</u> as follows:
  - Enable measure mode of LV2400X (register RADIO\_CTRL1 EN\_MEAS bit)
  - Enable the stereo PLL mute (register STEREO\_CTRL SD\_PM bit)
  - Enable measuring stereo decoder frequency (register MSRC\_SELL MSS\_SD bit)
  - Tune the SD\_OSC register to the specified frequency.
  - Restore measurement source select (register MSRC\_SEL)
  - Disable the stereo PLL mute (register STEREO\_CTRL SD\_PM bit)
  - Restore the measure mode of LV2400X (register RADIO\_CTRL1 EN\_MEAS bit)

Note: The audio should be un-muted after initialization.

SANYO Electric Co., Ltd. Semiconductor Company



#### Software initialization

- Initialize the global software data
   See APPENDIX D: INITIALIZE THE QUICK SET FREQUENCY
- Setting the radio region: initialize the FM band limit for scanning, set the de-emphasis
- Restore last user's settings like last radio station, stereo/mono... (this step is optional)

HINT: Audio can be muted during initialization.

#### Setting frequency

- Calculate the RF frequency from the displayed frequency
- Disable AFC
- Mute the audio to hide noises during tuning process
- Enable measure mode of LV2400x (clear EN\_MEAS# bit of Control Register A)
- Select OS\_FM\_OSC as output (OUTPUT\_SELECT bits in control register A)
- Calculate the FM\_CAP and FM\_OSC (see APPENDIX E: CALCULATE CAP/OSC VALUE)
- Restore the output select of control register A
- Restore the measure mode of LV2400x
- Restore the audio mute state
- Restore AFC state



#### Scan radio station

A radio station is characterized by the S-curve of IF-frequency (see picture below): when the RFfrequency is at F1, the IF-frequency is lower than the preset IF, and when the RF-frequency is at F3, the IF-frequency is higher than the preset IF. The difference RF-IF when RF varies from F1 to F3 remains the same: that is the displayed frequency of the radio station. The range F3-F1 depends on the strength of the radio station.



Scanning for a radio station is done in 2 phases:

- 1. Detecting the IF edge with sufficient delta IF (the swing between IF1 and IF3): Vary the RFfrequency until 2 points with sufficient IF-swing are measured.
- Validating the IF edge with the knowledge that increasing RF will decrease IF (and vice versa), and the equation RF1 - IF1 = RF2 - IF2 (=displayed frequency) must be valid for a RF-frequency can be concluded as a radio station.

See APPENDIX G: SCAN RADIO STATION for complete scan description.



#### **Register map**

The LV2400x registers are divided in 2 blocks:

Block 01h	Status and measurement
Block 02h	Control

To access a register in a block, the block must be first selected by writing the block number to the BLK\_SEL register. Block selection can be skipped for subsequent accesses to other registers in the same block.

The mapping is as follows:

Block	Address	Register name	Access	Operation
01h	00h	CHIP_ID	R	Chip identification
	01h	BLK_SEL	W	Block Select
	02h	MSRC_SEL	W	Measure source select
	03h	FM_OSC	W	DAC control for FM-RF oscillator
	04h	SD_OSC	W	DAC control for stereo decoder oscillator
	05h	IF_OSC	W	DAC control for IF oscillator
	06h	CNT_CTRL	W	Counter control
	07h	NA	-	-
	08h	IRQ_MSK	W	Interrupt mask
	09h	FM_CAP	W	CAP bank control for RF-frequency
	0Ah	CNT_L	R	Counter value low byte
	0Bh	CNT_H	R	Counter value high byte
	0Ch	CTRL_STAT	R	Control status
	0Dh	RADIO_STAT	R	Radio station status
	0Eh	IRQ_ID	R	Interrupt identify
	0Fh	IRQ_OUT	W	Set Interrupt on DATA-line
02h	01h	BLK_SEL	W	Access register 01h of block 1
	02h	RADIO_CTRL1	W	Radio control 1
	03h	IF_CENTER	W	IF Center Frequency
	04h	NA	-	-
	05h	IF_BW	W	IF Bandwidth
	06h	RADIO_CTRL2	W	Radio Control 2
	07h	RADIO_CTRL3	W	Radio control 3
	08h	STEREO_CTRL	W	Stereo Control
	09h	AUDIO_CTRL1	W	Audio Control 1
	0Ah	AUDIO_CTRL2	W	Audio Control 1
	0Bh	PW_SCTRL	W	Power and soft control

Not mentioned registers are not defined and should not be accessed.



#### **Register description**

## Block x, Register 01h – BLK\_SEL – Block Select register (Write Only) 7 6 5 4 3 2 1 0 BN[7:0] Bit 7-0: BN[7:0]: 8-bit block number. For LV2400x, the following numbers are valid: 01h. 02h. Note: This register can be accessed from any block

#### Block 1, Register 00h – CHIP\_ID – Chip identify register (Read Only)

	J	_	-	<i>y</i> - 5 (				
7	6	5	4	3	2	1	0	
ID[7:0]								
Bit 7-0:	ID[7:0]:	: 8-bit chip IE 05h for LV2 04h for LV2	). The followi 4000/LV240( 4002	ng ID's are d )1	lefined:			



Dioek 1, Register ozn. morto_ozz. medsurement oburce beleet register (Wheteony						oniy)	
7	6	5	4	3	2	1	0
MSR_O	AFC_LVL	AFC_SPD		Reserved	MSS_SD	MSS_FM	MSS_IF
			Reserved				
Bit 7:	MSR_O	: Output mea	sure source	to DATA-pin	1		
	0 = Mea	suring source	e not availab	le at DATA-p	oin (normal c	peration).	
	1 = Mea	suring source	e available a	t DATA-pin (	test mode).		
Bit 6:	AFC_L	<b>/L:</b> AFC trigg	er level				
	0 = AFC	is always ac	tive (trigger a	at 0 dBµV)			
	1 = AFC	is only active	e when field	strength is a	bove 20 dBµ	ιV	
			a d				
ыгэ.		adjusts with	zu 2 Hz snaad				
	1 = AFC	adjusts with	8 kHz speed	d (test mode)	1		
			0 11 12 0000				
Bit 4:	Reserve	ed: Must be p	rogrammed	with 0.			
			U U				
Bit 3:	Reserve	ed: Must be p	rogrammed	with 0.			
Bit 2:	MSS S	D: Stereo dec	oder oscillat	or measurer	nent		
	0 = Disa	able stereo de	coder oscilla	ator measure	ement		
	1 = Ena	ble stereo de	coder oscilla	tor measure	ment		
Bit 1:	MSS_F	M: FM RF os	cillator meas	urement			
	0 = Disa	able FM RF os	scillator mea	surement			
	1 = Ena	DIE FIM RF OS	cillator meas	surement			
Bit 0.	MSS IF	E IF oscillator	mossurame	nt			
Dit 0.	0 = Disc	ble IF oscillat	or measure	ment			
	1 = Ena	ble IF oscillat	or measurer	nent			
				_ ••			
No	te:						
-	Only one of	the measurer	nent source	MSS_xx bits	s may be set	at a time.	
-	The FM RF fr	equency is divi	ded by 256 b	efore it goes to	o the measuri	ng circuitry.	
1							

#### Block 1. Register 02h – MSRC SEL – Measurement Source Select Register (Write-only)

Block 1, Register 03h – FM\_OSC – FM RF Oscillator Register (Write-only)

	-			-	•	• /			
7	6	5	4	3	2	1	0		
	FMOSC[7:0]								
Bit 7-0:	Bit 7-0: <b>FMOSC[7:0]:</b> DAC value to control the FM RF oscillator (fine step)								
No - -	Bit 7-0: FMOSC[7:0]: DAC value to control the FM RF oscillator (fine step) Note: - Positive DAC control (i.e. the frequency increases with the register's value) - See also FM_CAP register								





#### Block 1, Register 04h – SD\_OSC – Stereo Decoder Oscillator Register (Write-only)

	-				-		-
7	6	5	4	3	2	1	0
SDOSC[7:0]							
Bit 7-0: <b>SDOSC[7:0]:</b> DAC value to control the stereo decoder oscillator							
No	Note: Positive DAC control (i.e. the frequency increases with the register's value)						

#### Block 1, Register 05h – IF\_OSC – IF Oscillator Register (Write-only)

7	6	5	4	3	2	1	0	
IFOSC[7:0]								
Bit 7-0: IFOSC[7:0]: DAC value to control the IF oscillator								
No	<b>Note:</b> Positive DAC control (i.e. the frequency increases with the register's value)							

#### Block 1, Register 06h – CNT\_CTRL – Counters Control Register (Write-only)

7	6	5	4	3	2	1	0
CNT1_CLR	CTAB2	CTAB1	CTAB0	SWP_CNT_L	CNT_EN	CNT_SEL	CNT_SET
Bit 7:	CNT1_	CLR: Clea	ar counter	1 bit			
	0 = NO	rmai mode		A 1			
	1 = CIE	ear and kee	ep counter	1 in reset mode			
Bit 6-4	СТАВІ	<b>2:01:</b> Tab	select for a	counter 2 measu	ring interval	bits	
	Value	Dec. S	Stop value		ge. re.		
	000b	0 5	Stop after 2	counts			
	001b	1 5	Stop after 8	counts			
	010b	2 5	Stop after 32	2 counts			
	011b	3 5	Stop after 12	28 counts			
	100b	4 5	Stop after 57	12 counts			
	101b	5 5	Stop after 20	048 counts			
	110b	6 5	Stop after 8	192 counts			
	111b	7 5	Stop after 32	2768 counts			
Bit 3.	SWP (		van count	er 1 and counter	2 hit (Active	low)	
Dit 0.	0 = Clc	ork source	1 to count	er 2 clock sourc	re 2 to count	er 1 (swannin	u)
1 = 0	lock source	ce 1 to cou	inter 1 clo	ck source 2 to co	ounter 2 (no	swan)	9)
1 - 0						Swap)	
Bit 2	CNT F	<b>N</b> · Enable	the curre	ntly selected cou	nter hit		
Dit Z.	0 – Dis	able count	ter (stop c	nuy selected ood			
	1 - En	able count	er (countir	a mode)			
				ig mode)			
Bit 1	CNT S	SEL · count	er select h	it			
Dit 1.		lect counte	or 1 for mo	asuramant			
	1 - Sol	lect counte	r 2  for mo	asurement			
	1 = 36			asurement			
Bit 0.	CNT S	SET: Set o	ounters hit				
Dit 0.	0 - No	rmal mode					
	1 - 50	t both cour	ntor 1 and	counter 2 to EEE	Eh and keer	n tham sat	
	1 - 00					5 116111 361	



#### AN2400S04@ - V0.4 LV24000/LV24001/LV24002

,	- <u>g</u>				(	··· <b>·</b> ··						
7	6	5	4	3	2	1	0					
Reserved	IM_MS	Reserved	Reserved	IRQ_LVL	IM_AFC	IM_FS	IM_CNT2					
Bit 7:	Reserv	ed: Must be	programmed	d with 0.								
Bit 6:	IM_MS: Mono/Stereo interrupt mask bit											
	0 = Disa	able mono/st	ereo change	interrupt								
	1 = Ena	ble mono/ste	ereo change	interrupt								
	Bacaru	od. Must be	programma	d with 0								
DIL D.	Reserv		programmed	J WITH U.								
Bit 4:	Reserv	ed: Must be	programmed	d with 0.								
			p. e ge e									
Bit 3:	IRQ_LV	IRQ_LVL: Interrupt level select bit										
	0 = Driv	'e DATA-line	from low to	high when in	terrupt occur	rs (active hig	h)					
	1 = Driv	e DATA-line	from high to	low when in	terrupt occur	rs (active low	')					
Dit O			f room and into re	w.m.t.m.a.a.l. h.it								
Bit 2:			t range interi	upt mask bit								
	0 = Disc 1 = Ena		of range inte	errunt								
			of range inte	mupt								
Bit 1:	IM FS:	Field streng	th change in	terrupt mask	bit							
	0 = Disa	able field stre	ength change	e interrupt								
	1 = Ena	ble field stre	ngth change	interrupt								
Dive			• · · ·	• • • •								
Bit 0:		12: Counter :	2 counting do	one interrupt	mask bit							
	0 = DISc 1 - Epo	able counter	2 counting a	one interrupt	[							
	$I = \Box I d$	Die Counter A		Jie interrupt								

#### Block 1, Register 08h – IRQ\_MSK – Interrupt Mask Register (Write-only)

#### Block 1, Register 09h – FM\_CAP – FM RF Capacitor Bank Register (Write-only)

7	6	5	4	3	2	1	0				
FMCAP[7:0]											
Bit 7-0:	Bit 7-0: <b>FMCAP[7:0]:</b> CAP bank value to control the FM RF frequency (coarse steps)										
No - -	<b>te:</b> 7½ bit CAP range) Negative cc See also FN	value (Bit[7: ontrol: de RF M_OSC regis	6]: Combinat frequency do ster	tion 10b and ecreases wh	01b results i en increasing	n the same (	CAP- 's value				



#### AN2400S04@ - V0.4 LV24000/LV24001/LV24002

#### Block 1, Register 0Ah – CNT\_L – Counter Value Low Register (Read-only)

,	- <b>J</b>			5		• • •	
7	6	5	4	3	2	1	0
			CNT_L	SB[7:0]			
Bit 7-0:	CNT_L	SB[7:0]: Lov	ver 8-bit valu	e of the 16 b	it counter		

#### Block 1, Register 0Bh – CNT\_H – Counter Value High Register (Read-only)

7	6	5	4	3	2	1	0
			CNT_M	ISB[7:0]			
Bit 7-0:	CNT_M	I <b>SB[7:0]:</b> Up	per 8-bit valu	ue of the 16 b	oit counter		

#### Block 1, Register 0Ch – CTRL\_STAT – Control Status Register (Read-only)

7	6	5	4	3	2	1	0			
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	AFC_FLG			
Bit 7:	: Reserved: should be read as 0									
Bit 6-1:	6-1: Reserved[6:1]: should be read as all 1									
Bit 0: No	<b>AFC_F</b> 0 = AF( 1 = AF( <b>te:</b> Reading	<b>LG:</b> AFC ou C is within co C is out of co this register	t of range bit ontrol range ontrol range will clear AF0	C, count 2 do	one interrupt					

#### Block 1, Register 0Dh – RADIO\_STAT – Radio Station Status Register (Read-only)

7	6	5	4	3	2	1	0
RSS_MS				RSS_FS			
Bit 7:	<b>RSS_N</b> 0 = Mor 1 = Ste	<b>IS:</b> Radio sta no reo	ation mono/st	ereo state bi	t		
Bit 6-0:	RSS_F 111111 011111 000111 000011 000001 000000	<b>S[6:0]:</b> Radii 1b = Field st 1b = Field st 0b = Field st	o station field rength less t rength betwe rength betwe rength betwe rength betwe rength betwe rength betwe rength above	strength bits hen 10 dB $\mu$ V een 10 to 20 een 20 to 30 een 30 to 40 een 40 to 50 een 50 to 60 een 60 to 70 e 70 dB $\mu$ V	s dBµV dBµV dBµV dBµV dBµV dBµV		
No	te: Reading	this register	will clear field	d strength an	d mono/stere	eo interrupt.	

#### SANYO Electric Co., Ltd. Semiconductor Company



#### Block 1, Register 0Eh – IRQ\_ID – Interrupt Identify Register (Read-only)

7	6	5	4	3	2	1	0				
Reserved	Reserved	II_CNT2	Reserved	II_AFC	Reserved	Resweve	II_FS_MS				
						d					
Bit 7:	Reserved: should be read as 1										
Bit 6:	Reserved: should be read as 1										
Bit 5:	II_CNT2: Counter 2 counting done flag 0 = No counting 2 counting done interrupt 1 = Measuring with counter 2 is done										
Bit 4:	Reserv	Reserved: should be read as 0									
Bit 3:	<ul> <li>II_AFC: AFC out of range interrupt bit</li> <li>0 = No AFC interrupt</li> <li>1 = AFC fails to hold the RF-frequency in range</li> </ul>										
Bit 2:	Reserv	ed: should b	e read as 0								
Bit 1:	Reserved: shold be read as 0										
Bit 0:	<ul> <li>II_FS_MS: Field strength and Mono/Stereo interrupt bit</li> <li>0 = No change in either the field strength or the mono/stereo mode</li> <li>1 = Change in field strength bits detected or mono/stereo mode has changed</li> </ul>										

#### Block 1, Register 0Fh – IRQ\_OUT – Set Interrupt Out Register (Write Only)

	•			•	•	• /	
7	6	5	4	3	2	1	0
			IRQO_\	/AL[7:0]			
Bit 7-0:	IRQO_ on the [ pin)	<b>AL[7:0]:</b> W DATA-line of	rite any value the LV2400>	e to this regis (the DATA-	ster will selec line can then	t the interrup be used as	t as output interrupt

## SANYO Electric Co., Ltd. Semiconductor Company



7	6	5	4	3	2	1	0				
EN_MEAS	EN_AFC	_AFC Reserved Reserved DIR_AFC RST_AFC Reserved Reserved									
Bit 7:	<b>EN_ME</b> 0 = Norr 1 = Mea	<b>EN_MEAS:</b> Enable measurement bit 0 = Normal mode 1 = Measurement mode									
Bit 6:	<b>EN_AFC:</b> Enable AFC bit 0 = Disable AFC 1 = Enable AFC Note: Disable AFC in AM-radio mode.										
Bit 5:	Reserve	Reserved: should be written with 0									
Bit 4:	Reserve	Reserved: should be written with 1									
Bit 3:	<b>DIR_AFC:</b> AFC direction bit 0 = AFC normal direction 1 = AFC reverse direction (for test purpose)										
Bit 2:	<b>RST_AF</b> 0 = Norr 1 = Rese	<b>RST_AFC:</b> Reset AFC bit 0 = Normal operation 1 = Reset AFC to the middle of the control range									
Bit 1:	Reserved: should be written with 1										
Bit 0:	Reserve	ed: should b	e written witl	h <b>1</b>							

#### Block 2, Register 02h – RADIO CTRL1 – Radio Control 1 Register (Write-only)

#### Block 2, Register 03h – IF\_CENTER – IF Center Frequency Register (Write-only)

7	6	5	4	3	2	1	0		
			IFCOS	SC[7:0]					
Bit 7-0: IFCENT[7:0]: value for centering the IF frequency									



#### Block 2, Register 05h – IF\_BW – IF Bandwidth Register (Write-only)

7	6	5	4	3	2	1	0			
			IFBV	/[7:0]						
Bit 7-0: <b>IFBW[7:0]:</b> Value for IF bandwidth										

#### Block 2, Register 06h – RADIO\_CTRL2 – Radio Control 2 Register (Write-only)

7	6	5	4	3	2	1	0			
VREF2	VREF	STABI_B P	IF_PM_L	Reserved	Reserved	AGCSP	AM_ANT _BSW			
Bit 7:	Bit 7: VREF2: V <sub>REF2</sub> control bit									
	$0 = V_{REF2}$ is ON 1 = $V_{REF2}$ is OFF									
Rit 6:	VDEE.	V control l	hit							
ыго.	$0 = V_{RE}$	$v_{REF}$ control i	JIL							
	$1 = V_{RE}$	<sub>≡F</sub> is OFF								
Bit 5:	STABI	_BP: Stabi B	ypass bit							
	0 = Inte 1 = Inte	ernal voltage i ernal voltage i	is Vstabe(nor is Vcc (stabi ł	mal operatio	n)					
				, , p,						
Bit 4:	0 = IF I	L: IF PLL mi	ute bit (presetting IF	mode)						
	1 = IF I	PLL mute off	(normal opera	ation mode)						
Bit 3:	Reserv	Reserved: should be written with 0								
Bit 2:	Reserv	Reserved: should be written with 0								
Bit 1:	AGCS	AGCSP: AGC speed control bit								
	0 = No	0 = Normal speed								
		in speed								
Not	e: Turn o	Turn on this bit will speed up the field strength measurement (fast tuning)								
Bit 0:	Reserv	Reserved: should be written with 0								



#### AN2400S04@ – V0.4 LV24000/LV24001/LV24002 AN2400S04@ – V0.4

7	6	5	4	3	2	1	0		
				SE EM	Reserved	SE BE	SE EXT		
VI	VOLOIT				Reserved	OL_DL			
Bit 7: AGC SLVL: AGC setlevel bit									
	This bit must be set to 1 for normal operation mode.								
Bit 6:	VOLS	H: Volume le	evel shift bit						
	0 = Nc	ormal volume	level						
	1 = Ex	tra volume o	f 12 dB						
	тр о	N. Trable/Da	aa an hit						
ыгэ.	∩_Т	IN: TREDIE/Da	SS ON DIL						
	$0 = T_{1}$ $1 = T_{1}$	in on treble/l	Bass control						
No	te: This b	it should be v	written with 1 w	when one of	the TREB_N	I, TREB_P, E	BASS_N,		
	BASS	_P and BAS	S_PP bits of A	UDIO_CTRI	L2 register is	1. When nor	ne of these		
	bits is	set, this bit s	hould be writte	en with 0					
			muto hit						
Dit 4.		IL_L. Audio I	nute bit						
	$1 = A_1$	idio not mute	d						
			-						
Bit 3:	SE_F	<b>M:</b> FM radio s	select bit						
	0 = Di	sable FM rad	lio						
	1 = Er	hable FM radi	0						
Bit 2:	Posor	wed: should	he written with	0					
Dit 2.	1/6361	veu. snoulu		0					
Bit 1:	SE B	E: Beep sele	ct bit						
	0 = Di	sable beep							
	1 = Er	hable beep							
E. 1. Vo (00	•								
<b>For LV2400</b> Bit O:	V24000:								
Dit 0.	1/6361	veu. snoulu		0					
For LV2400	1 and LV240	<u>)02:</u>							
Bit 0:	SE_E	<b>XT:</b> External	source select l	bit					
	0 = Di	0 = Disable external source							
	1 = Er	nable externa	I source						

#### Block 2, Register 07h – RADIO\_CTRL3 – Radio Control 3 Register (Write-only)



	-							
7	6	5	4	3	2	1	0	
FRCST		FMCS[2:0] AUTOSSR DISITG SD PM ST M						
Bit 7:	<b>FRCST</b> 0 = Nor 1 = For	FRCST: Force stereo bit 0 = Normal mode 1 = Force stereo mode for test						
Bit 6-4:	<b>FMCS[</b> 07 =	<b>FMCS[2:0]:</b> FM channel separation bits 07 = FM channel separation level						
Bit 3:	<b>AUTOS</b> 0 = Disa 1 = Ena	AUTOSSR: Auto stereo slew rate enable bit 0 = Disable stereo auto slew rate 1 = Enable stereo auto slew rate						
Bit 2:	<b>DISITG</b> 0 = Ena 1 = Disa	<b>DISITG:</b> Disable integrator bit 0 = Enable integrator 1 = Disable integrator						
Bit 1:	<b>SD_PM</b> 0 = Ste 1 = Ste	<b>SD_PM:</b> Stereo decoder PLL mute bit 0 = Stereo decoder PLL not muted (normal operation) 1 = Stereo decoder PLL is muted (presetting mode)						
Bit 0:	<b>ST_M:</b> 0 =Ster 1 = Mor	<b>ST_M:</b> FM stereo/mono mode bit 0 =Stereo mode 1 = Mono mode						

#### Block 2, Register 08h – STEREO\_CTRL – Stereo Control Register (Write-only)

#### Block 2, Register 09h – AUDIO\_CTRL1 – Audio Control 1 Register (Write-only)

7	6	5	4	3	2	1	0	
TONE_LVL					VOL	_LVL		
Bit 7-4:	TONE_	LVL: Tone le	evel bits					
	1111b = Minimum tone level.							
	0000b =	0000b = Maximum tone level.						
Bit 3-0:	<b>VOL_L</b> 1111b = 0000b = Each le	VL: volume l = Minimum v = Maximum v evel is 3dB vo	level bits olume level. volume level. olume adjusti	ment.				
<b>Note:</b> The tone level may not be greater than the volume level. This means the value of bit [7:4] must be greater or equal to the value of bit [3:0] (the higher the value, the lower the level)								



7	6	5	4	3	2	1	0	
BPFR	EQ	DEEMP	TREB_N	TREB_P	BASS_N	BASS_P	BASS_PP	
Bit 7-6:       BPFREQ: Beep frequency bits         00b = 2 kHz beep tone.         01b = 1 kHz beep tone.         10b = 0.5 kHz beep tone.         11b = beep-output high.         Note: Bit [7:6] should be programmed with 11b when beep source is disabled (SE_BE bit of RADIO_CTRL3 register is 0)								
Bit 5:	<b>DEE</b> 0 = [ 1 = [	<b>MP:</b> De-emp De-emphasis De-emphasis	hasis bit 50 μs. 75 μs.					
Bit 4:	<b>TRE</b> 0 = ↑ 1 = ↑	<b>TREB_N:</b> Treble negative bit 0 = Normal treble 1 = Negative treble						
Bit 3:	<b>TREB_P:</b> Treble positive bit 0 = Normal treble 1 = Positive treble							
No	te: TREB	_N and TRE	B_P may be	not be activa	ted at the sar	ne time.		
Bit 2:	BAS 0 = 1 1 = 1	S_N: Bass n Normal bass Negative base	egative bit s					
Bit 1:	<b>BAS</b> 0 = 1 1 = F	S_P: Bass p Normal bass Positive bass	ositive bit					
No	Note: BASS_N and BASS_P may be not be activated at the same time.							
Bit 0:	<b>BAS</b> 0 = № 1 = 6	S_PP: Bass Normal bass Extra bass po	extra positiv positive leve ositive level	ve level bit el				

Block 2. Register 0Ah – AUDIO CTRL2 – Audio Control 2 Register (Write-only)



,	-9	_			<b>J</b>				
7	6	5	4	3	2	1	0		
	SS_CTRL SM_CTRL PW_HPA PW_RA								
Bit 7-5:	it 7-5: <b>SS_CTRL:</b> Soft stereo control bits (8 levels)								
	000b = Minimal soft stereo (off)								
	111b = Maximal soft stereo level								
Bit 4-2:	SM_CT	RL: Soft aud	dio mute bits	(8 levels)					
	000b =	Minimal aud	lio mute (off)						
	111b =	Maximal so	ft audio mute	e level					
For LV2400	0 and LV2400	<u>1:</u>							
Bit 1:	Reserv	ed: should b	e written wit	h 0					
For LV2400	<u>2:</u>								
Bit 1:	PW_HF	A: Headpho	one amplifier	power bit					
	0 = Hea	adphone amp	olifier is swite	hed OFF.					
	1 = Swi	tch headpho	ne amplifier	ON					
No	ote: PW_HPA	is 0 at powe	er up						
Bit 0:	PW_RA	AD: Radio cir	cultry power	bit					
	0 = Rac	tio circuitry is	s switched O	FF.					
	1 = Swi	tch radio circ	cuitry ON						
No	Note:								
-	<ul> <li>PW_RAD is 0 at power up</li> </ul>								
<ul> <li>PW_RAD does not switch on the headphone amplifier of the LV24002. The</li> </ul>									
headphone amplifier is controlled by PW_HPA bit.									



## **APPENDIX A: NOTATIONS USED BY PSEUDO-CODE**

- // Comment
- = Assignment
- == Test for equal
- != Test for not equal
- > Test for greater
- < Test for smaller
- >> Shift right (bit wise)
- << Shift left (bit wise)
- abs absolute function (example: abs(1-2)=1)



## **APPENDIX B: BIG STEP TUNING**

Input:

x1: Low value to write to the DAC control register (first point of the interpolating) x2: high value to write the DAC control register (Second point of the interpolating) f: frequency to be set

Write x1 to the target DAC control register

f1 = Measure frequency at x1

Loop

Write x2 to the target DAC control register f2 = Measure frequency at x2Check f2 against f – terminate loop if f2 within margin step = InterpolatingX(f, x1, x2, f1, f2) if step is 0 terminate loop // can not approach the frequency with interpolating x\_new = x1 + step // Caution: step can be negative! If point2 closer to expected frequency,Move point2 to point1 by assigning x1=x2; f1=f2 Make new point2 by assigning x2 = x\_new // f2 will be measured Repeat loop

NOTE:

- The interpolating routine interpolatingX is described in APPENDIX H: MISCELLANEOUS ROUTINES
- For LV2400x: the logical value 10 can be used for x1, 240 for x2
- Write to DAC control register: the algorithm works with logical values. Apply conversion to physical value if necessary.

## **APPENDIX C: FINE STEP TUNING**

#### Input:

Initial step: any value > 0 Register Value: Start value of a DAC control register for the fine tuning f: frequency to be set

step = initial step

Loop

```
Register Value = Register Value + step
                                            // step can be negative!
Write Register Value to the target DAC control register
f1 = Measure Frequency at Register Value
Check f1 against f – terminate loop if f1 within margin
If f1<f
        step = absolute(step)
                                  // increase register value
        set TOO_SMALL flag
        if step == 1 also set APPROACH_UP_1 flag
If f1>f
        step = -absolute(step)
                                  // decrease register value
        set TOO_BIG flag
        if step= = -1 also set APPROACH_DOWN_1 flag
If both APPROACH_UP_1 and APPROACH_DOWN_1 flags set
        terminate loop // approached with step=1: best fit value found
else if both TOO_BIG and TOO_SMALL flags set
        step = step/2
        If step==0 make step=1
repeat loop
```

<u>NOTE</u>:

- Apply this routine when precision is required (getting the best fit value for a DAC control register)
- Initial Step can be set as 16 for LV2400x
- Write to DAC control register: the algorithm works with logical values. Apply conversion to physical value if necessary.

#### SANYO Electric Co., Ltd. Semiconductor Company



## APPENDIX D: INITIALIZE THE QUICK SET FREQUENCY DATA

SwOscLow = 30 SwOscHigh = 200

SwCapLow = 0 SwCapHigh = 191

Write SwOscLow to the LV2400x

Write SwCapLow to the LV2400x Measure f00 Coef00 = CalculateCoeff(f00)

Write SwCapHigh to the LV2400x Measure f01 Coeff01 = CalculateCoeff(f01) Write SwOscHigh to the LV2400x

Write SwCapLow to the LV2400x Measure f10 Coef10 = CalculateCoeff(f10)

Write SwCapHigh to the LV2400x Measure f11 Coeff11 = CalculateCoeff(f11)

NOTE:

- Values Coef00, Coef01, Coef10, Coef11 should be stored for later usage
- The software CAP/OSC values are logical values. Apply conversion to physical values before writing them to the LV2400x.



## APPENDIX E: CALCULATE CAP/OSC VALUE

Input: the RF-frequency f PrecisionLevel: NONE, LOW, MEDIUM, HIGH Output: the calculated CAP, OSC value // Determine correction action if (PrecisionLevel is NONE) MeasureTime = 0ms CorFreq = 0Hzif (PrecisionLevel is LOW) OR (PrecisionLevel is MEDIUM) MeasureTime = 32msCorFreq = 32Hzif (PrecisionLevel is HIGH) MeasureTime = 64ms CorFreq = 16HzCorFreq = CorFreq \* DividerFactor // For RF -- frequency: DividerFactor=256 Coef = CalculateCoeff(f) CapValue = InterpolateX(Coef, SwCapLow, swCapHigh, Coef00, Coef01) Write SwOscLow to LV2400x Done = FALSEWhile (Done is FALSE) CoefLo = InterpolateY(CapValue, SwCapLow, swCapHigh, Coef00, Coef01) CoefHi = InterpolateY(CapValue, SwCapLow, swCapHigh, Coef10, Coef11) CoefRange = CoefLo - CoefHi Write CapValue to the LV2400x If MeasureTime is not 0 Fcur = Measure RF-frequency with MeasureTime CoefFcur = CalculateCoeff(Fcur) CoefCor = CalculateCoeff(Fcur + CorFreq) CoefLo = CoefFcur + CoefCor CoefHi = CoefCur - CoefRange - CoefCor else CoefCur = CoefLoif Coef is in range [CoefLo, CoefHi] OscValue = InterpolateX(Coef, SwOscLow, SwOscHigh, CoefLo, CoefHi) If OscValue is in range [swOscLow, SwOscHi] Done = TRUE if (Done is FALSE) CapNew = InterpolateX(Coef, CapValue, SwCapHigh, CoefCur, Coef01) If CapNew is equal to CapValue if Coef is smaller than CoefCur CapValue = CapValue + 1Else CapValue = CapValue - 1Else CapValue = CapNew Repeat the while-loop NOTE:

- The software CAP/OSC values are logical value. Apply conversion to physical values before writing them to the LV2400x.
- Interpolating is described in APPENDIX H: MISCELLANEOUS ROUTINES



## **APPENDIX F: QUICK SET RF-FREQUENCY**

Input:	the RF-1 Precisio	requency f nLevel: NONE, LOW, MEDIUM, HIGH
Calculat If (Precis	e CAP/O sionLeve Write Os Exit	SC value for frequency f (see APPENDIX E: CALCULATE CAP/OSC VALUE) I is NONE) OR (PrecisionLevel is LOW) scValue to LV2400x
if (Precis	sionLevel Validate Exit	is MEDIUM) CapOsc with 8ms measurement
if (Precis	sionLevel Validate Exit	l is HIGH) CapOsc with 64ms measurement
Validat Input:	the RF-1 Measure	sc irequency f eTime
Retry = Loop	0 Write Ca BigStep If FAILE	apValue to LV2400x Tuning (see APPENDIX B: BIG STEP TUNING) D if f < Current RF CapValue = CapValue + 1 Else CapValue = CapValue - 1 Retry = Retry + 1 If Retry is greater than 3 Exit with unreachable frequency failure
	if OK	Else Repeat loop Done, exit loop

## SANYO Electric Co., Ltd. Semiconductor Company Page 43 of 53



## **APPENDIX G: SCAN RADIO STATION**

Input: The field strength level of the desired station UserFs The scan direction: iDir

- +1: scan up (increase RF-frequency)
- -1: scan down (decrease RF-frequency)

Adjust the UserFs/Calculate ScanStep, IfSwing

UserFs	QuickFsLevel	ScanStep	lfSwing
0	0	60 kHz	40 kHz
1	0	65 kHz	45 kHz
2	0	70 kHz	50 kHz
3	1	75 kHz	55 kHz
4	2	75 kHz	55 kHz
5	3	75 kHz	55 kHz
6	4	75 kHz	55 kHz
7	5	75 kHz	55 kHz

#### Scan algorithm:

If Current RF is a valid station Step = 200 kHz

// Step away from current station

Else

Step = 0IfSwing = abs(IfSwing) \* iDir IfSwing = IfSwing \* -1 IF1 = 0 Rf = Current RF-frequency ValidStation = FALSE

// Apply scan direction as sign in IfSwing // Negate IfSwing because of IF phase

While ValidSation is FALSE

Rf = Rf + (Step \* iDir) If Check RF limit failed: exit with limit failure QuickSetFrequency(Rf, PrecisionLevel) If FAILED exit with unreachable frequency failure Update display if necessary if MeasuredFS is smaller than QuickFsLevel Step = ScanStep Repeat the While-loop IF2 = Measure IF-frequency with 8ms EdgeFound = FALSE

If IF1 is not 0

DeltaIF = IF1 – IF2 If (IfSwing is greater than 0) AND (DeltaIF is greater than IfSwing) EdgeFound = TRUE If (IfSwing is smaller than 0) AND (DeltaIF is smaller than IfSwing) EdgeFound = TRUE

IF1 = IF2 // Take over the IF for next time If EdgeFound is FALSE Step = ScanStep Repeat the while-loop

// Correct edge: Pre-check the field strength if MeasuredFS is smaller than QuickFsLevel Step = ScanStep Repeat the while-loop

// Pinpoint the radio station ValidStation = FindFmStation

#### SANYO Electric Co., Ltd. Semiconductor Company

Page 44 of 53



If ValidStation is FALSE Step = 100kHz Repeat the while-loop

// Post-check field strength if MeasuredFS is smaller than UserFS Step = ScanStep ValidStation = FALSE Repeat the while-loop

// Hereafter: exit while-loop with ValidStation is TRUE: station is found at current RF

#### **FindFmStation**

```
IfFreq = Measure IF-frequency with 32ms

If IF within range [Preset IF ± 15kHz] exit with StationFound is TRUE

RfFreq = Measure RF-frequency with 32ms

Retry = 0

Loop

RfFreq = RfFreq + (Preset IF – IfFreq) // Caution: Preset IF - RfStep is signed and can be

negative

QuickSetFrequency to set RfFreq with precision is HIGH

If FAILED exit with StationFound is FALSE

IfFreq = Measure IF-frequency with 32ms

If IF within range Preset IF ± 15kHz

exit with StationFound is TRUE

else

Retry = Retry + 1

If Retry reaches value 4

Full StationFound is FALSE
```

Exit with StationFound is FALSE Repeat loop

NOTE:

- Quick set frequency is described in APPENDIX F: QUICK SET RF-FREQUENCY



## **APPENDIX H: MISCELLANEOUS ROUTINES**

#### Constant A for RF-frequency coefficient

When working with floating point is possible, the coefficient can be calculated as it is i.e.  $1/t^2$ . But when it is difficult to work with floating point, constant A must be so chosen that it shifts the coefficients to integer values that are big enough to cover the frequency range 66 MHz-116 MHz without overflow. The resolution of the coefficient must be about 4 kHz to work with the RF-frequencies Consider the following suggestion: Derive from formula coef =  $A/t^2$ 

 $Coef = \frac{A}{f^2} = \frac{\frac{A1}{f} * A2}{f} * A3$ 

When A1, A2 and A3 are chosen as follows

$$A1 = 2^{32} - 1$$
  
 $A2 = 2^{16}$   
 $A3 = 2^{8}$ 

The coefficients will fit in 32 bits integer.

#### CalculateCoeff

Input: The RF-frequency f in Hz Output:  $f_{kHz} = f/1000$ if  $(f_{kHz} == 0)$ Coef = 0 else Coef = ((A1/f) \* A2)/f) \* A3

#### InterpolateX

Input: ExpectedY, x1, x2, y1, y2 Output: If y1 == y2 X = 0else  $X = (ExpectedY - y1)^*(x2 - x1) / (y2 - y1) + x1$ 

#### **InterpolateY**

Input: ExpectedX, x1, x2, y1, y2 Output: If x1 == x2 Y = 0else  $Y = (ExpectedX - x1)^*(y2 - y1) / (x2 - x1) + y1$ 

#### SANYO Electric Co., Ltd. Semiconductor Company



## **APPENDIX G: FLOW CHARTS**





Scan Frequency



## SANYO Electric Co., Ltd. Semiconductor Company

Page 48 of 53



#### Calculate CAP OSC



SANYO Electric Co., Ltd. Semiconductor Company

Page 49 of 53



#### QuickSetFrequency





## BigStepTuning



## SANYO Electric Co., Ltd. Semiconductor Company

Page 51 of 53



#### FineStepTuning





#### FindFmStation

