To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)
Send any inquiries to http://www.renesas.com/inquiry.
**Notice**

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.

2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.

4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.

5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.

6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.

7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

   - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
   - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
   - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.

9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.

10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.
User’s Manual

Multimedia Processor for Mobile Applications

MICROWIRE

EMMA Mobile1


NOTES FOR CMOS DEVICES

1. VOLTAGE APPLICATION WAVEFORM AT INPUT PIN
   Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between \( V_{IL} \) (MAX) and \( V_{IH} \) (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between \( V_{IL} \) (MAX) and \( V_{IH} \) (MIN).

2. HANDLING OF UNUSED INPUT PINS
   Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to \( V_{DD} \) or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

3. PRECAUTION AGAINST ESD
   A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

4. STATUS BEFORE INITIALIZATION
   Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

5. POWER ON/OFF SEQUENCE
   In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

6. INPUT OF SIGNAL DURING POWER OFF STATE
   Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.
The names of other companies and products are the registered trademarks or trademarks of the respective company.

These commodities, technology or software, must be exported in accordance with the export administration regulations of the exporting country. Diversion contrary to the law of that country is prohibited.

- The information in this document is current as of August, 2008. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".
The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
  "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
  "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
  "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)
(1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
(2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).
PREFACE

Readers
This manual is intended for hardware/software application system designers who wish to understand and use the MICROWIRE™ interface functions of EMMA Mobile1 (EM1), a multimedia processor for mobile applications.

Purpose
This manual is intended to explain to users the hardware and software functions of the MICROWIRE interface of EM1, and be used as a reference material for developing hardware and software for systems that use EM1.

Organization
This manual consists of the following chapters.
- Chapter 1 Overview
- Chapter 2 Pin functions
- Chapter 3 Registers
- Chapter 4 Description of functions
- Chapter 5 Usage

How to Read This Manual
It is assumed that the readers of this manual have general knowledge of electricity, logic circuits, and microcontrollers.

To understand the functions of the MICROWIRE interface of EM1 in detail
→ Read this manual according to the CONTENTS.

To understand the other functions of EM1
→ Refer to the user’s manual of the respective module.

To understand the electrical specifications of EM1
→ Refer to the Data Sheet.

Conventions
Data significance: Higher digits on the left and lower digits on the right

Note:
Footnote for item marked with Note in the text

Caution:
Information requiring particular attention

Remark:
Supplementary information

Numeric representation:
Binary ... xxxx or xxxxB
Decimal ... xxxx
Hexadecimal ... xxxxH

Data type:
Word … 32 bits
Halfword … 16 bits
Byte … 8 bits
Related Documents

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

<table>
<thead>
<tr>
<th>Document Name</th>
<th>Document No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>MC-10118A Data sheet</td>
<td>S19657E</td>
</tr>
<tr>
<td>μPD77630A Data sheet</td>
<td>S19686E</td>
</tr>
<tr>
<td>User's manual</td>
<td></td>
</tr>
<tr>
<td>Audio/Voice and PWM Interfaces</td>
<td>S19253E</td>
</tr>
<tr>
<td>DDR SDRAM Interface</td>
<td>S19254E</td>
</tr>
<tr>
<td>DMA Controller</td>
<td>S19255E</td>
</tr>
<tr>
<td>I²C Interface</td>
<td>S19256E</td>
</tr>
<tr>
<td>ITU-R BT.656 Interface</td>
<td>S19257E</td>
</tr>
<tr>
<td>LCD Controller</td>
<td>S19258E</td>
</tr>
<tr>
<td>MICROWIRE</td>
<td>This manual</td>
</tr>
<tr>
<td>NAND Flash Interface</td>
<td>S19260E</td>
</tr>
<tr>
<td>SPI</td>
<td>S19261E</td>
</tr>
<tr>
<td>UART Interface</td>
<td>S19262E</td>
</tr>
<tr>
<td>Image Composer</td>
<td>S19263E</td>
</tr>
<tr>
<td>Image Processor Unit</td>
<td>S19264E</td>
</tr>
<tr>
<td>System Control/General-Purpose I/O Interface</td>
<td>S19265E</td>
</tr>
<tr>
<td>Timer</td>
<td>S19266E</td>
</tr>
<tr>
<td>Terrestrial Digital TV Interface</td>
<td>S19267E</td>
</tr>
<tr>
<td>Camera Interface</td>
<td>S19285E</td>
</tr>
<tr>
<td>USB Interface</td>
<td>S19359E</td>
</tr>
<tr>
<td>SD Memory Card Interface</td>
<td>S19361E</td>
</tr>
<tr>
<td>PDMA</td>
<td>S19373E</td>
</tr>
<tr>
<td>One Chip (MC-10118A)</td>
<td>S19598E</td>
</tr>
<tr>
<td>One Chip (μPD77630A)</td>
<td>S19687E</td>
</tr>
</tbody>
</table>

Caution  The related documents listed above are subject to change without notice. Be sure to use the latest version of each document when designing.
# CONTENTS

## CHAPTER 1 OVERVIEW

1.1 Features ................................................................. 10

## CHAPTER 2 PIN FUNCTIONS

2.1 MICROWIRE Interface Pins ............................................. 11

## CHAPTER 3 REGISTERS

3.1 Registers ........................................................................ 12
3.2 Register Functions ....................................................... 13
   3.2.1 System control register ........................................ 13
   3.2.2 CS0 setting register ............................................. 18
   3.2.3 CS1 setting register ............................................. 19
   3.2.4 Communication start register .............................. 20
   3.2.5 Interrupt status register ...................................... 21
   3.2.6 Interrupt raw status register ............................... 22
   3.2.7 Interrupt source clear register ............................. 23
   3.2.8 Interrupt enable set register ................................. 24
   3.2.9 Interrupt enable clear register ............................. 25
   3.2.10 Transmission address register ............................ 26
   3.2.11 Transmission data register ................................. 27
   3.2.12 Reception data register ...................................... 28

## CHAPTER 4 DESCRIPTION OF FUNCTIONS

4.1 Operation Timing ....................................................... 29
   4.1.1 Transmission at the falling edge and reception at the rising edge .................................................. 29
   4.1.2 Transmission and reception at the rising edge ...................................................................................(30
   4.1.3 Transmission at the rising edge and reception at the falling edge .................................................. 30
   4.1.4 Transmission and reception at the falling edge .................................................................................. 30

4.2 Clocks and Reset ......................................................... 31
4.3 Interrupt Source .......................................................... 31

## CHAPTER 5 USAGE

5.1 Initial Status (After a Reset) ........................................... 32
5.2 Data Transmission Mode .............................................. 33
   5.2.1 Settings common to single and burst transfer ......... 33
   5.2.2 Single transfer setup ........................................... 35
   5.2.3 Burst transfer setup ............................................. 36

5.3 Data Reception Mode ................................................... 38
   5.3.1 Settings common to single and burst transfer ......... 38
   5.3.2 Single transfer setup ........................................... 40
   5.3.3 Burst transfer setup ............................................. 41

5.4 Concurrent Data Transmission/Reception Mode ............ 43
   5.4.1 Settings common to single and burst transfer ......... 43
   5.4.2 Single transfer setup ........................................... 45
5.4.3 Burst transfer setup
LIST OF FIGURES

<table>
<thead>
<tr>
<th>Figure No.</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Figure 3-1</td>
<td>CS Control Example ...........................................................................</td>
<td>16</td>
</tr>
<tr>
<td>Figure 3-2</td>
<td>Transition of CS Selection Status ................................................</td>
<td>17</td>
</tr>
<tr>
<td>Figure 4-1</td>
<td>MWI Serial Transfer Timing (Transmission at the Falling Edge and Reception at the Rising Edge) ..................</td>
<td>29</td>
</tr>
<tr>
<td>Figure 4-2</td>
<td>MWI Serial Transfer Timing (Transmission and Reception at the Rising Edge) ........................................</td>
<td>30</td>
</tr>
<tr>
<td>Figure 4-3</td>
<td>MWI Serial Transfer Timing (Transmission at the Rising Edge and Reception at the Falling Edge) ...............</td>
<td>30</td>
</tr>
<tr>
<td>Figure 4-4</td>
<td>MWI Serial Transfer Timing (Transmission and Reception at the Falling Edge) ..........................................</td>
<td>30</td>
</tr>
<tr>
<td>Figure 5-1</td>
<td>Data Transmission Timing (During a Single Transfer) .......................</td>
<td>35</td>
</tr>
<tr>
<td>Figure 5-2</td>
<td>Data Transmission Timing (During a Burst Transfer) ..........................</td>
<td>37</td>
</tr>
<tr>
<td>Figure 5-3</td>
<td>Data Reception Timing (During a Single Transfer) ............................</td>
<td>40</td>
</tr>
<tr>
<td>Figure 5-4</td>
<td>Data Reception Timing (During a Burst Transfer) ..............................</td>
<td>42</td>
</tr>
<tr>
<td>Figure 5-5</td>
<td>Concurrent Data Transmission/Reception Timing (During a Single Transfer) ..................................................</td>
<td>45</td>
</tr>
<tr>
<td>Figure 5-6</td>
<td>Concurrent Data Transmission/Reception Timing (During a Burst Transfer) ....................................................</td>
<td>47</td>
</tr>
</tbody>
</table>

LIST OF TABLES

<table>
<thead>
<tr>
<th>Table No.</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Table 3-1</td>
<td>Settings of CSn_EN and CSn Bits ..................................................</td>
<td>16</td>
</tr>
<tr>
<td>Table 4-1</td>
<td>Interrupt Source .............................................................................</td>
<td>31</td>
</tr>
</tbody>
</table>
CHAPTER 1  OVERVIEW

The MICROWIRE interface is a 4-wire serial I/O interface for EM1.

Caution  The MWI_CS1 signal has been removed from the EM1 specifications, but the descriptions of the signal remain in this document.

1.1  Features

The main features of the MICROWIRE interface are as follows:

- Conversion from serial to parallel or from parallel to serial
- The transmission data unit is 64 bits maximum and the received data unit is 32 bits maximum.
- Synchronous trigger
- Serial transmission clock control
- Single transfer (data transmission, reception, concurrent transmission/reception)
- Burst transfer (data transmission, reception, concurrent transmission/reception)

Remark  During data transmission using a burst transfer, only data transmission is contiguous.
During data transmission, the mode cannot be changed to data reception or concurrent data transmission/reception.

- Clock output
  - Transmission clock (MWI_SK)

- Data format
  - Transmission: 32-bit variable address, 32-bit (up to 64-bit) variable data
  - Reception: 32-bit variable data
CHAPTER 2 PIN FUNCTIONS

2.1 MICROWIRE Interface Pins

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>I/O</th>
<th>After Reset</th>
<th>Function</th>
<th>Alternate Pin Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>MWI_SK</td>
<td>Output</td>
<td>0</td>
<td>Transmission clock</td>
<td>SP0_CLK</td>
</tr>
<tr>
<td>MWI_SI</td>
<td>Input</td>
<td>–</td>
<td>Serial input data</td>
<td>SP0_SI</td>
</tr>
<tr>
<td>MWI_SO</td>
<td>Output</td>
<td>0</td>
<td>Serial output data</td>
<td>SP0_SO</td>
</tr>
<tr>
<td>MWI_CS</td>
<td>Output</td>
<td>0</td>
<td>Slave chip select</td>
<td>SP0_CS0</td>
</tr>
</tbody>
</table>
CHAPTER 3 REGISTERS

3.1 Registers

The MICROWIRE interface registers allow word access only.
Do not access reserved registers. An undefined value is returned for a read access.
Do not write any value other than 0 to reserved bits in each register.

Base address: C016_0000H

<table>
<thead>
<tr>
<th>Address</th>
<th>Register Name</th>
<th>Register Symbol</th>
<th>R/W</th>
<th>After Reset</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000H</td>
<td>System control register</td>
<td>MWI_CONT</td>
<td>R/W</td>
<td>0000_0000H</td>
</tr>
<tr>
<td>0004H</td>
<td>CS0 setting register</td>
<td>MWI_CS0</td>
<td>R/W</td>
<td>0000_0001H</td>
</tr>
<tr>
<td>0008H</td>
<td>CS1 setting register</td>
<td>MWI_CS1</td>
<td>R/W</td>
<td>0000_0001H</td>
</tr>
<tr>
<td>000CH</td>
<td>Communication start register</td>
<td>MWI_START</td>
<td>R/W</td>
<td>0000_0000H</td>
</tr>
<tr>
<td>0020H</td>
<td>Interrupt status register</td>
<td>MWI_INTSTATUS</td>
<td>R</td>
<td>0000_0000H</td>
</tr>
<tr>
<td>0024H</td>
<td>Interrupt raw status register</td>
<td>MWI_INTRAW</td>
<td>R</td>
<td>0000_0000H</td>
</tr>
<tr>
<td>0028H</td>
<td>Interrupt source clear register</td>
<td>MWI_INTFFCLR</td>
<td>W</td>
<td>0000_0000H</td>
</tr>
<tr>
<td>002CH</td>
<td>Interrupt enable set register</td>
<td>MWI_INTENSET</td>
<td>R/W</td>
<td>0000_0000H</td>
</tr>
<tr>
<td>0030H</td>
<td>Interrupt enable clear register</td>
<td>MWI_INTENCLR</td>
<td>W</td>
<td>0000_0000H</td>
</tr>
<tr>
<td>0040H</td>
<td>Transmission address register</td>
<td>MWI_TXQA</td>
<td>R/W</td>
<td>0000_0000H</td>
</tr>
<tr>
<td>0050H</td>
<td>Transmission data register</td>
<td>MWI_TXQ</td>
<td>R/W</td>
<td>0000_0000H</td>
</tr>
<tr>
<td>0060H</td>
<td>Reception data register</td>
<td>MWI_RXQ</td>
<td>R</td>
<td>0000_0000H</td>
</tr>
</tbody>
</table>
3.2 Register Functions

The MICROWIRE interface has three communication modes: data transmission mode, data reception mode, and concurrent data transmission/reception mode.

The communication mode cannot be changed during communication, regardless of which mode is used. If the settings of the MWI_CONT, MWI_CS1, and MWI_CS0 registers are changed during communication, the operation is not guaranteed. Therefore, set up these registers before starting communication.

3.2.1 System control register

This register (MWI_CONT: C016_0000H) specifies the MICROWIRE interface operation.

If the settings of this register are changed during communication (while the START bit of the MWI_START register is 1), the operation is not guaranteed.

<table>
<thead>
<tr>
<th>Name</th>
<th>R/W</th>
<th>Bit</th>
<th>After Reset</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved</td>
<td>R</td>
<td>31:30</td>
<td>0</td>
<td>Reserved. When these bits are read, 0 is returned for each bit.</td>
</tr>
<tr>
<td>BITRX_EN</td>
<td>R/W</td>
<td>29</td>
<td>0</td>
<td>Specifies whether to enable the received data bit width specified by the BIT_RX bit. 0: Disable (default) 1: Enable When this bit is set to 0, the received data bit length is set to 0. The BIT_RX setting does not change.</td>
</tr>
<tr>
<td>BIT_RX</td>
<td>R/W</td>
<td>28:24</td>
<td>00H</td>
<td>Specifies the received data bit width. Any value from 00H to 1FH (1 to 32 bits) can be set. 00H: 1 bit, 01H: 2 bits, ..., 1EH: 31 bits, 1FH: 32 bits</td>
</tr>
<tr>
<td>Reserved</td>
<td>R</td>
<td>23:22</td>
<td>0</td>
<td>Reserved. When these bits are read, 0 is returned for each bit.</td>
</tr>
<tr>
<td>BITATX_EN</td>
<td>R/W</td>
<td>21</td>
<td>0</td>
<td>Specifies whether to enable the transmission address bit width specified by the BIT_ATX bit. 0: Disable (default) 1: Enable When this bit is set to 0, the transmission address bit length is set to 0. The BIT_ATX setting does not change.</td>
</tr>
</tbody>
</table>
### CHAPTER 3 REGISTERS

<table>
<thead>
<tr>
<th>Name</th>
<th>R/W</th>
<th>Bit</th>
<th>After Reset</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>BIT_ATX</td>
<td>R/W</td>
<td>20:16</td>
<td>00H</td>
<td>Specifies the transmission address bit width. Any value from 00H to 1FH (1 to 32 bits) can be set. 00H: 1 bit, 01H: 2 bits, ..., 1EH: 31 bits, 1FH: 32 bits</td>
</tr>
<tr>
<td>Reserved</td>
<td>R</td>
<td>15:14</td>
<td>0</td>
<td>Reserved. When these bits are read, 0 is returned for each bit.</td>
</tr>
<tr>
<td>BITDTX_EN</td>
<td>R/W</td>
<td>13</td>
<td>0</td>
<td>Specifies whether to enable the transmission data bit width specified by the BIT_DTX bit. 0: Disable (default) 1: Enable When this bit is set to 0, the transmission data bit length is set to 0. The BIT_DTX setting does not change.</td>
</tr>
<tr>
<td>BIT_DTX</td>
<td>R/W</td>
<td>12:8</td>
<td>00H</td>
<td>Specifies the transmission data bit width. Any value from 00H to 1FH (1 to 32 bits) can be set. 00H: 1 bit, 01H: 2 bits, ..., 1EH: 31 bits, 1FH: 32 bits</td>
</tr>
<tr>
<td>Reserved</td>
<td>R</td>
<td>7:6</td>
<td>0</td>
<td>Reserved. When these bits are read, 0 is returned for each bit.</td>
</tr>
<tr>
<td>CS1_EN</td>
<td>W</td>
<td>5</td>
<td>0</td>
<td>Specifies whether to enable writing to the CS1 bit. (When the CS1_EN bit is read, 0 is returned.) Set up this bit and the CS1 bit simultaneously. 0: Disable (default) 1: Enable</td>
</tr>
<tr>
<td>CS0_EN</td>
<td>W</td>
<td>4</td>
<td>0</td>
<td>Specifies whether to enable writing to the CS0 bit. (When the CS0_EN bit is read, 0 is returned.) Set up this bit and the CS0 bit simultaneously. 0: Disable (default) 1: Enable</td>
</tr>
<tr>
<td>CS1</td>
<td>R/W</td>
<td>3</td>
<td>0</td>
<td>The value written to this bit is valid when the CS1_EN bit is 1.</td>
</tr>
<tr>
<td>CS0</td>
<td>R/W</td>
<td>2</td>
<td>0</td>
<td>The value written to this bit is valid when the CS0_EN bit is 1.</td>
</tr>
<tr>
<td>RX_EN</td>
<td>R/W</td>
<td>1</td>
<td>0</td>
<td>Specifies whether to enable reception. 0: Disable (default) 1: Enable</td>
</tr>
<tr>
<td>TX_EN</td>
<td>R/W</td>
<td>0</td>
<td>0</td>
<td>Specifies whether to enable transmission. 0: Disable (default) 1: Enable</td>
</tr>
</tbody>
</table>

1) **Specifying a communication mode**

Use the BITRX_EN, BITATX_EN, and BITDTX_EN bits to select a communication mode.

<table>
<thead>
<tr>
<th>Communication Mode</th>
<th>BITRX_EN</th>
<th>BITATX_EN</th>
<th>BITDTX_EN</th>
<th>RX_EN</th>
<th>TX_EN</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data transmission mode</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Data reception mode</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Concurrent data transmission/reception mode</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

**Caution**  
If settings other than above are specified, communication does not start even if the START bit of the communication start register is enabled.
(2) Controlling the MWI_CS1 and MWI_CS0 signals

When concurrently setting the CS1_EN and CS0_EN bits to 1, do not specify settings that assert both the MWI_CS1 and MWI_CS0 signals. After communication ends, set the CS1 or CS0 bit corresponding to the asserted signal to a value that deasserts the signal (1, if the active level is 0). There are four setting patterns.

(a) When the active level of the MWI_CS1 and MWI_CS0 signals is 0
Set the CS1 and CS0 bits to 1 before starting communication.

<table>
<thead>
<tr>
<th>CS1</th>
<th>CS0</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Setting prohibited</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Asserts the MWI_CS1 signal</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Asserts the MWI_CS0 signal</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Initial setting (Both signals are inactive)</td>
</tr>
</tbody>
</table>

(b) When the active level of the MWI_CS1 signal is 0 and the active level of the MWI_CS0 signal is 1
Set the CS1 bit to 1 and the CS0 bit to 0 before starting communication.

<table>
<thead>
<tr>
<th>CS1</th>
<th>CS0</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Asserts the MWI_CS1 signal</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Setting prohibited</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Initial setting (Both signals are inactive)</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Asserts the MWI_CS0 signal</td>
</tr>
</tbody>
</table>

(c) When the active level of the MWI_CS1 signal is 1 and the active level of the MWI_CS0 signal is 0
Set the CS1 bit to 0 and the CS0 bit to 1 before starting communication.

<table>
<thead>
<tr>
<th>CS1</th>
<th>CS0</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Asserts the MWI_CS0 signal</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Initial setting (Both signals are inactive)</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Setting prohibited</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Asserts the MWI_CS1 signal</td>
</tr>
</tbody>
</table>

(d) When the active level of the MWI_CS1 and MWI_CS0 signals is 1
Set the CS1 and CS0 bits to 0 before starting communication.

<table>
<thead>
<tr>
<th>CS1</th>
<th>CS0</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Initial setting (Both signals are inactive)</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Asserts the MWI_CS0 signal</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Asserts the MWI_CS1 signal</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Setting prohibited</td>
</tr>
</tbody>
</table>

Caution If communication starts while both the MWI_CS1 and MWI_CS0 signals are active, the operation is not guaranteed.
Example An operation example when the active level of the MWI_CS1 signal is 1 and the active level of the MWI_CS0 signal is 0 is shown below (see Figure 3-1). For the setting for the CS1_EN, CS0_EN, CS1, and CS0 bits of the MWI_CONT register, see Table 3-1.

<1> Initial setting: The MWI_CS1 and MWI_CS0 signals are inactive.
    Register settings: CS1_EN = 1, CS1 = 0
    CS0_EN = 1, CS0 = 1
<2> Preparation for CS1 communication: Assert the MWI_CS1 signal.
    Register settings: CS1_EN = 1, CS1 = 1
    CS0_EN = 0, CS0 = any value
<3> Completion of CS1 communication: Deassert the MWI_CS1 signal.
    Register settings: CS1_EN = 1, CS1 = 0
    CS0_EN = 0, CS0 = any value
<4> Preparation for CS0 communication: Assert the CS0 signal.
    Register settings: CS1_EN = 0, CS1 = any value
    CS0_EN = 1, CS0 = 0
<5> Completion of CS0 communication: Deassert the CS0 signal.
    Register settings: CS1_EN = 0, CS1 = any value
    CS0_EN = 1, CS0 = 1

Table 3-1. Settings of CSn_EN and CSn Bits

<table>
<thead>
<tr>
<th>CSn_EN</th>
<th>CSn</th>
<th>Description (n = 1, 0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>The previous CSn value is retained.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>The previous CSn value is retained.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>The active level of the MWI_CSn signal is set to 0.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>The active level of the MWI_CSn signal is set to 1.</td>
</tr>
</tbody>
</table>
Which of the MWI_CS0 and MWI_CS1 signals is asserted is specified by using the CS0_EN and CS1_EN bits of the MWI_CONT register. Figure 3-2 shows the transition of the selection status.

**Figure 3-2. Transition of CS Selection Status**

- Writing 1 to CS0_EN or concurrently setting up CS0_EN and CS1_EN (<1> and <5>)
- Writing to CS1_EN (<2>)
- Writing 1 to CS1_EN (<3>)
- Writing to CS0_EN or concurrently setting up CS0_EN and CS1_EN (<4>)

**Remark** States <1> to <5> in Figure 3-2 correspond to the step numbers of the operation example shown in Figure 3-1.
3.2.2 CS0 setting register

This register (MWI_CS0: C016_0004H) selects the clock edge (the rising or falling edge) of the MWI_CS0 signal at which data is transmitted or received, when the use of CS0 is selected. If the settings of this register are changed during communication, the operation is not guaranteed.

For details about how to select the register, see 3.2.1 (2) Controlling MWI_CS1 and MWI_CS0.

<table>
<thead>
<tr>
<th>Name</th>
<th>R/W</th>
<th>Bit</th>
<th>After Reset</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved</td>
<td>R</td>
<td>31:2</td>
<td>0</td>
<td>Reserved. When these bits are read, 0 is returned for each bit.</td>
</tr>
<tr>
<td>RX_EDGE0</td>
<td>R/W</td>
<td>1</td>
<td>0</td>
<td>Selects the sampling edge for reception.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0: Rising edge (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: Falling edge</td>
</tr>
<tr>
<td>TX_EDGE0</td>
<td>R/W</td>
<td>0</td>
<td>1</td>
<td>Selects the edge of the output trigger for transmission.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0: Rising edge</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: Falling edge (default)</td>
</tr>
</tbody>
</table>

```
<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
</tr>
<tr>
<td>Reserved</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
<tr>
<td>Reserved</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
</tr>
<tr>
<td>Reserved</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Reserved</td>
<td>RX_EDGE0</td>
<td>TX_EDGE0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```
3.2.3 CS1 setting register

This register (MWI_CSI: C016_0008H) selects the clock edge (the rising or falling edge) of the MWI_CSI signal at which data is transmitted or received, when the use of CS1 is selected. If the settings of this register are changed during communication, the operation is not guaranteed.

For details about how to select the register, see 3.2.1 (2) Controlling MWI_CSI and MWI_CSO.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Name</th>
<th>R/W</th>
<th>Bit</th>
<th>After Reset</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved</td>
<td>R</td>
<td>31:2</td>
<td>0</td>
<td>Reserved. When these bits are read, 0 is returned for each bit.</td>
</tr>
<tr>
<td>RX_EDGE1</td>
<td>R/W</td>
<td>1</td>
<td>0</td>
<td>Selects the sampling edge for reception.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0: Rising edge (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: Falling edge</td>
</tr>
<tr>
<td>TX_EDGE1</td>
<td>R/W</td>
<td>0</td>
<td>1</td>
<td>Selects the edge of the output trigger for transmission.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0: Rising edge</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: Falling edge (default)</td>
</tr>
</tbody>
</table>
3.2.4 Communication start register

This register (MWI_START: C016_000CH) starts MICROWIRE interface communication. This register can be used to check the current communication status.

If the START bit is set to 0 during communication, the communication is stopped forcibly, but this setting is prohibited because the operation after that is not guaranteed.

To execute the same communication (burst transfer) after the previous communication is completed, write 1 to the START bit again.

<table>
<thead>
<tr>
<th>Name</th>
<th>R/W</th>
<th>Bit</th>
<th>After Reset</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved</td>
<td>R</td>
<td>31:1</td>
<td>0</td>
<td>Reserved. When these bits are read, 0 is returned for each bit.</td>
</tr>
<tr>
<td>START</td>
<td>R/W</td>
<td>0</td>
<td>0</td>
<td>Starts serial communication.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>When read:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0: Communication is stopped (default).</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: Communication is in progress.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>When written:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0: Stops communication. This setting is prohibited during communication.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: Starts communication.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>This bit is cleared to 0 after the completion of communication.</td>
</tr>
</tbody>
</table>

Cautions
1. Before setting the START bit to 1, read the START bit to confirm that no communication is in progress (confirm that START = 0) and read the MWI_STATUS bit of the MWI_INTSTATUS register to confirm that no interrupt is being issued (confirm that MWI_STATUS = 0). If the settings of the MWI_CONT, MWI_CS0, MWI_CS1, or MWI_START register is changed during communication, the operation is not guaranteed.
2. When setting the START bit to 1 following communication completion and interrupt issuance, clear the interrupt for the previous communication before starting the next communication.
3. Before starting communication again, be sure to specify the transfer data for the corresponding registers.
   - Example In data transmission mode: Specify data for the MWI_TXQA and MWI_TXQ registers.
   - In data reception mode: Specify data for the MWI_RXQ register.
4. If the communication mode is not set correctly or if the START bit is set to 1 while an interrupt is occurring, the START bit is not automatically cleared. In this case, manually write 0 to this bit.
3.2.5 Interrupt status register

This register (MWI_INTSTATUS: C016_0020H) indicates whether an interrupt has occurred after the completion of communication.

The register is enabled only if the issuance of interrupts is enabled by setting the MWI_ENSET bit of the MWI_INTENSENSET register to 1. Otherwise, the value of the MWI_STATUS bit is fixed to 0.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:0</td>
<td>Reserved when read, 0 is returned for each bit.</td>
</tr>
<tr>
<td>7:0</td>
<td>MWI_STATUS</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Name</th>
<th>R/W</th>
<th>Bit</th>
<th>After Reset</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved</td>
<td>R</td>
<td>31:1</td>
<td>0</td>
<td>Reserved. When these bits are read, 0 is returned for each bit.</td>
</tr>
<tr>
<td>MWI_STATUS</td>
<td>R</td>
<td>0</td>
<td>0</td>
<td>Indicates whether an interrupt has occurred. 0: No interrupt (default) 1: An interrupt has occurred.</td>
</tr>
</tbody>
</table>
3.2.6 Interrupt raw status register

This register (MWI_INTRAW: C016_0024H) indicates whether an interrupt has occurred, regardless of whether the issuance of interrupts is enabled in the MWI_INTESET register.

This register is used mainly to confirm that no interrupt has occurred before starting communication.

<table>
<thead>
<tr>
<th>Name</th>
<th>R/W</th>
<th>Bit</th>
<th>After Reset</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved</td>
<td>R</td>
<td>31:1</td>
<td>0</td>
<td>Reserved. When these bits are read, 0 is returned for each bit.</td>
</tr>
<tr>
<td>MWI_RAW</td>
<td>R</td>
<td>0</td>
<td>0</td>
<td>Indicates whether an interrupt has occurred.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0: No interrupt (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: An interrupt has occurred.</td>
</tr>
</tbody>
</table>
3.2.7 Interrupt source clear register

This register (MWI_INTFFCLR: C016_0028H) clears the MWI_INTSTATUS and MWI_INTRAW registers.

<table>
<thead>
<tr>
<th>Name</th>
<th>R/W</th>
<th>Bit</th>
<th>After Reset</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved</td>
<td>R</td>
<td>31:1</td>
<td>0</td>
<td>Reserved. When these bits are read, 0 is returned for each bit.</td>
</tr>
</tbody>
</table>
| MWI_FFCLR | W   | 0   | 0           | Clears an interrupt.  
0: Uses NOP to wait 1 clock cycle. (Default)  
1: Clears an interrupt.  
This bit is cleared 1 clock cycle after being set to 1. |
3.2.8 Interrupt enable set register

This register (MWI_INTENSET: C016_002CH) specifies whether to enable the issuance of interrupts after the completion of communication.

Write 1 to the MWI_ENSET bit to enable interrupts before starting communication.

This register can be used to check whether the issuance of interrupts is enabled.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved</td>
<td>MWI_ENSET</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Name</th>
<th>R/W</th>
<th>Bit</th>
<th>After Reset</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved</td>
<td>R</td>
<td>31:1</td>
<td>0</td>
<td>Reserved. When these bits are read, 0 is returned for each bit.</td>
</tr>
<tr>
<td>MWI_ENSET</td>
<td>R/W</td>
<td>0</td>
<td>0</td>
<td>Specifies whether to enable the issuance of interrupts.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0: Disables the issuance of interrupts. (Default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1: Enables the issuance of interrupts.</td>
</tr>
</tbody>
</table>
3.2.9 Interrupt enable clear register

This write-only register (MWI_INTENCLR: C016_0030H) disables the issuance of interrupts, which are enabled using the MWI_INTENSET register. When this register is read, 0 is returned.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>R/W</th>
<th>After Reset</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:1</td>
<td>Reserved</td>
<td>R</td>
<td>0</td>
<td>Reserved. When these bits are read, 0 is returned for each bit.</td>
</tr>
<tr>
<td>0</td>
<td>MWI_ENCLR</td>
<td>W</td>
<td>0</td>
<td>Specifies whether to disable the issuance of interrupts.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>0: Keeps the current state. (Default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>1: Disables</td>
</tr>
</tbody>
</table>
### 3.2.10 Transmission address register

This register (MWI_TXQA: C016_0040H) stores the transmission address. The bit width of this address can be specified using the BIT_ATX bit of the MWI_CONT register. Written data whose bit width is greater than that specified by the BIT_ATX bit is ignored.

<table>
<thead>
<tr>
<th>Name</th>
<th>R/W</th>
<th>Bit After Reset</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>TXQA_[31:0]</td>
<td>R/W</td>
<td>31:0</td>
<td>0000_0000H</td>
</tr>
</tbody>
</table>

Data is stored left-aligned in the MWI_TXQA register and output starting with the MSB (bit 31) when communication starts. Shift valid data towards the MSB before writing it.

**Example**  
BIT_ATX = 15 (16-bit data is output)

<table>
<thead>
<tr>
<th>TXQA bit value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 30 · · 17 16 15 14 · · 1 0</td>
</tr>
</tbody>
</table>

BIT_ATX = 3 (4-bit data is output)

<table>
<thead>
<tr>
<th>TXQA bit value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 30 29 28 27 26 · · · 1 0</td>
</tr>
</tbody>
</table>

**Remarks**

1. M = MSB, L = LSB
2. Because the previously-written transmission address and transmission data are retained, 0 is output from the bits that are not specified as valid by the BIT_ATX bit (transmission address width) and the BIT_DTX bit (transmission data width) of the MWI_CONT register.
### 3.2.11 Transmission data register

This register (MWI_TXQ: C016_0050H) stores the transmission data. The bit width of this data can be specified using the BIT_DTX bit of the MWI_CONT register. Written data whose bit width is greater than that specified by the BIT_DTX bit is ignored.

<table>
<thead>
<tr>
<th>Name</th>
<th>R/W</th>
<th>Bit</th>
<th>After Reset</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>TXQD_[31:0]</td>
<td>R/W</td>
<td>31:0</td>
<td>0000_0000H</td>
<td>stores transmission data.</td>
</tr>
</tbody>
</table>

Data is stored left-aligned in the MWI_TXQ register and output starting with the MSB (bit 31) when communication starts.

**Example**  
BIT_DTX = 23 (24-bit data is output)

<table>
<thead>
<tr>
<th>TXQD bit value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 30 29 28 27 26 25 24</td>
</tr>
<tr>
<td>M</td>
</tr>
</tbody>
</table>

BIT_DTX = 7 (8-bit data is output)

<table>
<thead>
<tr>
<th>TXQD bit value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 30 29 28 27 26 25 24</td>
</tr>
<tr>
<td>M</td>
</tr>
</tbody>
</table>

**Remarks**
1. M = MSB, L = LSB
2. Because the previously-written transmission address and transmission data are retained, 0 is output from the bits that are not specified as valid by the BIT_ATX bit (transmission address width) and the BIT_DTX bit (transmission data width) of the MWI_CONT register.
3.2.12 Reception data register

This register (MWI_RXQ: C016_0060H) stores the data received through serial communication.

The bit width of the received data can be specified using the BIT_RX bit of the MWI_CONT register. Zeros are input to bits that are not specified as valid by the BIT_RX bit.

<table>
<thead>
<tr>
<th>RXQ_31</th>
<th>RXQ_30</th>
<th>RXQ_29</th>
<th>RXQ_28</th>
<th>RXQ_27</th>
<th>RXQ_26</th>
<th>RXQ_25</th>
<th>RXQ_24</th>
</tr>
</thead>
<tbody>
<tr>
<td>RXQ_23</td>
<td>RXQ_22</td>
<td>RXQ_21</td>
<td>RXQ_20</td>
<td>RXQ_19</td>
<td>RXQ_18</td>
<td>RXQ_17</td>
<td>RXQ_16</td>
</tr>
<tr>
<td>RXQ_15</td>
<td>RXQ_14</td>
<td>RXQ_13</td>
<td>RXQ_12</td>
<td>RXQ_11</td>
<td>RXQ_10</td>
<td>RXQ_9</td>
<td>RXQ_8</td>
</tr>
<tr>
<td>RXQ_7</td>
<td>RXQ_6</td>
<td>RXQ_5</td>
<td>RXQ_4</td>
<td>RXQ_3</td>
<td>RXQ_2</td>
<td>RXQ_1</td>
<td>RXQ_0</td>
</tr>
</tbody>
</table>

Name R/W Bit After Reset Function
RXQ_[31:0] R 31:0 0000_0000H Stores received data.

Received data that has a bit width specified by the BIT_RX bit of the MWI_CONT register is stored in the MWI_RXQ register. Any bit width from 1(00H) to 32 bits (1FH) can be selected. Data is stored right-aligned.

When the START bit of the MWI_START register is set to 1, 0 is temporarily assigned to all bits of the MWI_RXQ register. After reception is complete, any received data can be read, if any.

Example BIT_RX = 7 (reception of 8-bit data)

Register data when communication starts

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Receives 8-bit data

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

BIT_RX = 15 (reception of 16-bit data)

Register data when communication starts

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Receives 16-bit data

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>
4.1 Operation Timing

4.1.1 Transmission at the falling edge and reception at the rising edge

Figure 4-1 shows an example of operation when the RX_EDGEn bit is set to 0 and the TX_EDGEn bit is set to 1 in the MWI_CSn register (default settings).

The transmission device starts outputting data from the MWI_SO pin, triggered by a falling clock edge.

The reception device samples and captures the data from the MWI_SI pin at the rising edge of the clock.

Figure 4-1. MWI Serial Transfer Timing (Transmission at the Falling Edge and Reception at the Rising Edge)

Remarks
1. It is assumed that the slave device on the transmission side samples and captures data at the rising edge.
2. It is assumed that the slave device on the reception side starts data transmission triggered by a falling edge.
3. The symbols in the above figure refer to the following parameters:
   AT: BIT_ATX (transmission address data width)
   DT: BIT_DTX (transmission data width)
   RX: BIT_RX (received data width)
   \(0 \leq AT < 32, 0 \leq DT < 32, 0 \leq RX < 32\)

4. \(n = 0, 1\)

(1) Data transmission mode (single/burst transfer)
In the case shown in Figure 4-1, up to 31 bits can be specified for AT and DT.
During this operation, data is not input to the MWI_SI pin. The address (AT) and data (DT) are transmitted.

(2) Data reception mode (single/burst transfer)
In the case shown in Figure 4-1, up to 31 bits can be specified for AT and RX.
During this operation, data (DT) is not output from the MWI_SO pin. The address (AT) is transmitted and the corresponding data (RX) is received.

(3) Concurrent data transmission/reception mode (single/burst transfer)
In the case shown in Figure 4-1, up to 31 bits can be specified for RX and DT.
During this operation, no address is transmitted and only the data of the bit width equivalent to that of the address is concurrently transmitted and received.
4.1.2 Transmission and reception at the rising edge

Figure 4-2 shows an example of operation when the RX_EDGEn and TX_EDGEn bits are set to 0 in the MWI_CSn register.

**Remark**  \( n = 0, 1 \)

4.1.3 Transmission at the rising edge and reception at the falling edge

Figure 4-3 shows an example of operation when the RX_EDGEn bit is set to 1 and the TX_EDGEn bit is set to 0 in the MWI_CSn register.

**Remark**  \( n = 0, 1 \)

4.1.4 Transmission and reception at the falling edge

Figure 4-4 shows an example of operation when the RX_EDGEn and TX_EDGEn bits are set to 1 in the MWI_CSn register.

**Remark**  \( n = 0, 1 \)
4.2 Clocks and Reset

The following clocks are used for the MICROWIRE interface.

(1) **MIW_SCLK (serial clock)**  
Used for the internal operation of the MICROWIRE interface.

(2) **MIW_PCLK (APB clock)**  
Used for accessing the registers on the APB bus.

For details about clock and reset settings, see the *Multimedia Processor for Mobile Applications - System Control/General-Purpose I/O Interface User's Manual (S19265E)*.

4.3 Interrupt Source

The MICROWIRE interface uses the following interrupt.

<table>
<thead>
<tr>
<th>Interrupt Type</th>
<th>When to Issue</th>
<th>Bit Assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transfer completion</td>
<td>This interrupt is Issued when a transfer is completed.</td>
<td>Bit 0 (MWI_STATUS) of the MWI_INTSTATUS register</td>
</tr>
<tr>
<td>interrupt</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
CHAPTER 5 USAGE

5.1 Initial Status (After a Reset)

The MICROWIRE registers are initialized to the following settings after a reset.

- **MWI_CONT register (Initial value: 0000_0000H)**
  - CS0 = 0 The MWI_CS0 signal is inactive.
  - CS1 = 0 The MWI_CS1 signal is inactive.
  - RX_EN = 0 Reception is disabled.
  - TX_EN = 0 Transmission is disabled.
  - BITRX_EN = 0 The bit width specified for received data is disabled.
  - BIT_RX = 0 The bit width of received data is 0.
  - BITATX_EN = 0 The bit width specified for the transmission address is disabled.
  - BIT_ATX = 0 The bit width of the transmission address is 0.
  - BITDTX_EN = 0 The bit width specified for transmission data is disabled.
  - BIT_DTX = 0 The bit width of transmission data is 0.

- **MWI_CS0 register (Initial value: 0000_0001H)**
  - RX_EDGE0 = 0 Rising edge of reception clock
  - TX_EDGE0 = 1 Falling edge of transmission clock

- **MWI_CS1 register (Initial value: 0000_0001H)**
  - RX_EDGE1 = 0 Rising edge of reception clock
  - TX_EDGE1 = 1 Falling edge of transmission clock

- **MWI_START register (Initial value: 0000_0000H)**
  - START = 0 No communication has started.

- **MWI_INTENSET register (Initial value: 0000_0000H)**
  - MWI_ENSET = 0 The interrupts are disabled.

- **MWI_TXQA register (Initial value: 0000_0000H)**
  - TXQA = 0 There is no transmission address.

- **MWI_TXQ register (Initial value: 0000_0000H)**
  - TXQD = 0 There is no transmission data.

**Caution** Set up the CS1 and CS0 bits of the MWI_CONT register so that both the MWI_CS1 and MWI_CS0 signals become inactive after a reset.
5.2 Data Transmission Mode

The examples below assume the MICROWIRE interface is used under the following conditions:

- The active level of the MWI_CS0 signal is 1.
- The active level of the MWI_CS1 signal is 0.
- CS0 is used.
- Transmission address width = 8
- Transmission data width = 8
- Transmission clock output trigger edge = Falling edge
- Reception clock sampling edge = Rising edge

5.2.1 Settings common to single and burst transfer

The common procedure for single and burst transfer is shown below.

(1) Communication setup

Caution Make sure that no interrupt is being issued before specifying these settings.

<1> Specify the settings for CS0 and CS1 are as follows:

- MWI_CONT register (Written data value: 0000_0038H)
  - CS0_EN = 1 Writing to the CS0 bit is enabled.
  - CS1_EN = 1 Writing to the CS1 bit is enabled.
  - CS0 = 0 The MWI_CS0 signal is inactive.
  - CS1 = 1 The MWI_CS1 signal is inactive.
  - RX_EN = 0 Reception is disabled.
  - TX_EN = 0 Transmission is disabled.
  - BITRX_EN = 0 The bit width specified for received data is disabled.
  - BIT_RX = 0 The bit width of received data is 0.
  - BITATX_EN = 0 The bit width specified for the transmission address is disabled.
  - BIT_ATX = 0 The bit width of the transmission address is 0.
  - BITDTX_EN = 0 The bit width specified for transmission data is disabled.
  - BIT_DTX = 0 The bit width of transmission data is 0.

<2> Select the rising or falling edge of the transmission and reception clocks.

- MWI_CS0 register (Written data value: 0000_0001H)
  - RX_EDGE0 = 0 Rising edge of reception clock
  - TX_EDGE0 = 1 Falling edge of transmission clock

Caution Be sure to perform steps <1> and <2> first after a reset. For the second and subsequent transmission or reception, specify the setting in <3> and the following.

<3> Prepare for transmission.
MWI_CONT register (Written data value: 0027_2715H)
- CS0_EN = 1 Writing to the CS0 bit is enabled.
- CS1_EN = 0 Writing to the CS1 bit is disabled.
- CS0 = 1 The MWI_CS0 signal is asserted.
- CS1 = 1 The MWI_CS1 signal is inactive.
- RX_EN = 0 Reception is disabled.
- TX_EN = 1 Transmission is enabled.
- BITRX_EN = 0 The bit width specified for received data is disabled.
- BIT_RX = 0 The bit width of received data is 0.
- BITATX_EN = 1 The bit width specified for the transmission address is enabled.
- BIT_ATX = 7 The bit width of the transmission address is set to 8.
- BITDTX_EN = 1 The width specified for transmission data is enabled.
- BIT_DTX = 7 The bit width of transmission data is set to 8.

<4> Write the transmission address.
MWI_TXQA register (Written data value: any 8-bit value)
- TXQA = any 8-bit value 8-bit transmission address

<5> Write transmission data.
MWI_TXQ register (Written data value: any 8-bit value)
- TXQD = any 8-bit value 8-bit transmission data

<6> Enable issuance of the communication completion interrupt.
MWI_INTENSET register (Written data value: 0000_0001H)
- MWI_ENSET = 1 The interrupt is enabled.

<7> Start communication.
MWI_START register (Written data value: 0000_0001H)
- START = 1 Communication starts.

(2) Communication end
A transmission completion interrupt occurs.

<8> Clear the interrupt.
MWI_INTFFCLR register (Written data value: 0000_0001H)
- MWI_FFCLR = 1 The interrupt source is cleared.

<9> Make sure that no interrupt is being issued.
MWI_INTSTATUS register (read data value: 0000_0000H)
- Make sure that the MWI_STATUS bit is set to 0.
5.2.2 Single transfer setup

Steps <1> to <9> are the same as those described in 5.2.1 Settings common to single and burst transfer.

(1) Communication end

<10> Disable the interrupt.

MWI_INTENCLR register (Written data value: 0000_0000H)
- MWI_ENCLR = 0 The interrupt is disabled.

<11> Reset the MWI_CONT register (deassert NWI_CS0).

MWI_CONT register (Written data value: 0000_0010H)
- CS0_EN = 1 Writing to the CS0 bit is enabled.
- CS1_EN = 0 Writing to the CS1 bit is disabled.
- CS0 = 0 The MWI_CS0 signal is deasserted.
- CS1 = 1 The MWI_CS1 signal is inactive.
- RX_EN = 0 Reception is disabled.
- TX_EN = 0 Transmission is disabled.
- BITRX_EN = 0 The bit width specified for received data is disabled.
- BIT_RX = 0 The bit width of received data is 0.
- BITATX_EN = 0 The bit width specified for the transmission address is disabled.
- BIT_ATX = 0 The bit width of the transmission address is set to 0.
- BITDTX_EN = 0 The bit width specified for the transmission data is disabled.
- BIT_DTX = 0 The bit width of transmission data is set to 0.

Figure 5-1. Data Transmission Timing (During a Single Transfer)
5.2.3 Burst transfer setup

Steps <1> to <9> are the same as those described in 5.2.1 Settings common to single and burst transfer.

(1) Communication setup

<10> Write the transmission address.
MWI_TXQA register (Written data value: any 8-bit value)
  • TXQA = any 8-bit value 8-bit transmission address

<11> Write transmission data.
MWI_TXQ register (Written data value: any 8-bit value)
  • TXQD = any 8-bit value 8-bit transmission data

<12> Start communication.
MWI_START register (Written data value: 0000_0001H)
  • START = 1 Communication starts.

(2) Communication end

A transmission completion interrupt occurs.

<13> Clear the interrupt.
MWI_INTFFCLR register (Written data value: 0000_0001H)
  • MWI_FFCLR = 1 The interrupt source is cleared.

<14> Make sure that no interrupt is being issued.
MWI_INTSTATUS register (read data value: 0000_0000H)
  • Make sure that the MWI_STATUS bit is set to 0.

Remark  If communication is executed three or more times, repeat <10> to <14>.

<15> Disable the interrupt.
MWI_INTENCLR register (Written data value: 0000_0000H)
  • MWI_ENCLR = 0 The interrupt is disabled.
<16> Reset the MWI_CONT register (deassert NWI_CS0).

MWI_CONT register (Written data value: 0000_0010H)

- CS0_EN = 1  Writing to the CS0 bit is enabled.
- CS1_EN = 0  Writing to the CS1 bit is disabled.
- CS0 = 0     The MWI_CS0 signal is deasserted.
- CS1 = 1     The MWI_CS1 signal is inactive.
- RX_EN = 0   Reception is disabled.
- TX_EN = 0   Transmission is disabled.
- BITRX_EN = 0 The bit width specified for received data is disabled.
- BIT_RX = 0  The bit width of received data is 0.
- BITATX_EN = 0 The bit width specified for the transmission address is disabled.
- BIT_ATX = 0 The bit width of the transmission address is set to 0.
- BITDTX_EN = 0 The bit width specified for the transmission data is disabled.
- BIT_DTX = 0 The bit width of transmission data is set to 0.

Figure 5-2. Data Transmission Timing (During a Burst Transfer)
5.3 Data Reception Mode

The examples below assume the MICROWIRE interface is used under the following conditions:

- The active level of the MWI_CS0 signal is 0.
- The active level of the MWI_CS1 signal is 1.
- CS1 is used.
- Transmission address width = 8
- Transmission data width = 8
- Transmission clock output trigger edge = Falling edge
- Reception clock sampling edge = Falling edge

5.3.1 Settings common to single and burst transfer

The common procedure for single and burst transfer is shown below.

(1) Communication setup

Caution Make sure that no interrupt is being issued before specifying these settings.

<1> Specify the settings for CS0 and CS1 are as follows:

- MWI_CONT register (Written data value: 0000_0034H)
  - CS0_EN = 1 Writing to the CS0 bit is enabled.
  - CS1_EN = 1 Writing to the CS1 bit is enabled.
  - CS0 = 1 The MWI_CS0 signal is inactive.
  - CS1 = 0 The MWI_CS1 signal is inactive.
  - RX_EN = 0 Reception is disabled.
  - TX_EN = 0 Transmission is disabled.
  - BITRX_EN = 0 The bit width specified for received data is disabled.
  - BIT_RX = 0 The bit width of received data is 0.
  - BITATX_EN = 0 The bit width specified for the transmission address is disabled.
  - BIT_ATX = 0 The bit width of the transmission address is 0.
  - BITDTX_EN = 0 The bit width specified for transmission data is disabled.
  - BIT_DTX = 0 The bit width of transmission data is 0.

<2> Select the rising or falling edge of the transmission and reception clocks.

- MWI_CS1 register (Written data value: 0000_0003H)
  - RX_EDGE1 = 1 Falling edge of reception clock
  - TX_EDGE1 = 1 Falling edge of transmission clock

Caution Be sure to perform steps <1> and <2> first after a reset. For the second and subsequent transmission or reception, specify the setting in <3> and the following.

<3> Prepare for transmission.
MWI_CONT register (Written data value: 2727_002BH)

- CS0_EN = 0  Writing to the CS0 bit is disabled.
- CS1_EN = 1  Writing to the CS1 bit is enabled.
- CS0 = 1     The MWI_CS0 signal is inactive.
- CS1 = 1     The MWI_CS1 signal is asserted.
- RX_EN = 1   Reception is enabled.
- TX_EN = 1   Transmission is enabled.
- BITRX_EN = 1 The bit width specified for received data is enabled.
- BIT_RX = 7  The bit width of received data is set to 8.
- BITATX_EN = 1 The bit width specified for the transmission address is enabled.
- BIT_ATX = 7 The bit width of the transmission address is set to 8.
- BITDTX_EN = 0 The bit width specified for transmission data is disabled.
- BIT_DTX = 0 The bit width of transmission data is 0.

<4> Write the transmission address.

MWI_TXQA register (Written data value: any 8-bit value)

- TXQA = any 8-bit value 8-bit transmission address

<5> Enable issuance of the communication completion interrupt.

MWI_INTENSET register (Written data value: 0000_0001H)

- MWI_ENSET = 1 The interrupt is enabled.

<6> Start communication.

MWI_START register (Written data value: 0000_0001H)

- START = 1 Communication starts.

(2) Communication end

A transmission completion interrupt occurs.

<7> Read the received data.

MWI_RXQ register (read data value)

- RXQ = Read data 8-bit data

<8> Clear the interrupt.

MWI_INTFFCLR register (Written data value: 0000_0001H)

- MWI_FFCLR = 1 The interrupt source is cleared.

<9> Make sure that no interrupt is being issued.

MWI_INTSTATUS register (read data value: 0000_0000H)

- Make sure that the MWI_STATUS bit is set to 0.
5.3.2 Single transfer setup

Steps <1> to <9> are the same as those described in 5.3.1 Settings common to single and burst transfer.

(1) Communication end

<10> Disable the interrupt.

MWI_INTENCLR register (Written data value: 0000_0000H)
- MWI_ENCLR = 0 The interrupt is disabled.

<11> Reset the MWI_CONT register (deassert NWI_CS1).

MWI_CONT register (Written data value: 0000_0020H)
- CS0_EN = 0 Writing to the CS0 bit is disabled.
- CS1_EN = 1 Writing to the CS1 bit is enabled.
- CS0 = 1 The MWI_CS0 signal is inactive.
- CS1 = 0 The MWI_CS1 signal is deasserted.
- RX_EN = 0 Reception is disabled.
- TX_EN = 0 Transmission is disabled.
- BITRX_EN = 0 The bit width specified for received data is disabled.
- BIT_RX = 0 The bit width of received data is set to 0.
- BITATX_EN = 0 The bit width specified for the transmission address is disabled.
- BIT_ATX = 0 The bit width of the transmission address is set to 0.
- BITDTX_EN = 0 The bit width specified for transmission data is disabled.
- BIT_DTX = 0 The bit width of transmission data is 0.

Figure 5-3. Data Reception Timing (During a Single Transfer)
5.3.3 Burst transfer setup
Steps <1> to <9> are the same as those described in 5.3.1 Settings common to single and burst transfer.

(1) Communication setup

10> Write the transmission address.
MWI_TXQA register (Written data value: any 8-bit value)
- TXQA = any 8-bit value  8-bit transmission address

11> Start communication.
MWI_START register (Written data value: 0000_0001H)
- START = 1  Communication starts.

(2) Communication end
A transmission completion interrupt occurs.

12> Read the received data.
MWI_RXQ register (read data value)
- RXQ = Read data  8-bit data

13> Clear the interrupt.
MWI_INTFFCLR register (Written data value: 0000_0001H)
- MWI_FFCLR = 1  The interrupt source is cleared.

14> Make sure that no interrupt is being issued.
MWI_INTSTATUS register (read data value: 0000_0000H)
- Make sure that the MWI_STATUS bit is set to 0.

Remark  If communication is executed three or more times, repeat <10> to <14>.

15> Disable the interrupt.
MWI_INTENCLR register (Written data value: 0000_0000H)
- MWI_ENCLR = 0  The interrupt is disabled.
Reset the MWI_CONT register (deassert NWI_CS1).

MWI_CONT register (Written data value: 0000_0020H)
- CS0_EN = 0      Writing to the CS0 bit is disabled.
- CS1_EN = 1      Writing to the CS1 bit is enabled.
- CS0 = 1         The MWI_CS0 signal is inactive.
- CS1 = 0         The MWI_CS1 signal is deasserted.
- RX_EN = 0       Reception is disabled.
- TX_EN = 0       Transmission is disabled.
- BITRX_EN = 0    The bit width specified for received data is disabled.
- BIT_RX = 0      The bit width of received data is set to 0.
- BITATX_EN = 0   The bit width specified for the transmission address is disabled.
- BIT_ATX = 0     The bit width of the transmission address is set to 0.
- BITDTX_EN = 0   The bit width specified for transmission data is disabled.
- BIT_DTX = 0     The bit width of transmission data is 0.

Figure 5-4. Data Reception Timing (During a Burst Transfer)
5.4 Concurrent Data Transmission/Reception Mode

The examples below assume the MICROWIRE interface is used under the following conditions:

- The active level of the MWI_CS0 signal is 1.
- The active level of the MWI_CS1 signal is 1.
- CS0 is used.
- Transmission address width = 8
- Transmission data width = 8
- Transmission clock output trigger edge = Falling edge
- Reception clock sampling edge = Rising edge

5.4.1 Settings common to single and burst transfer

The common procedure for single and burst transfer is shown below.

(1) Communication setup

Caution Make sure that no interrupt is being issued before specifying these settings.

<1> Specify the settings for CS0 and CS1 are as follows:

MWI_CONT register (Written data value: 0000_0030H)
- CS0_EN = 1 Writing to the CS0 bit is enabled.
- CS1_EN = 1 Writing to the CS1 bit is enabled.
- CS0 = 0 The MWI_CS0 signal is inactive.
- CS1 = 0 The MWI_CS1 signal is inactive.
- RX_EN = 0 Reception is disabled.
- TX_EN = 0 Transmission is disabled.
- BITRX_EN = 0 The bit width specified for received data is disabled.
- BIT_RX = 0 The bit width of received data is 0.
- BITATX_EN = 0 The bit width specified for the transmission address is disabled.
- BIT_ATX = 0 The bit width of the transmission address is 0.
- BITDTX_EN = 0 The bit width specified for transmission data is disabled.
- BIT_DTX = 0 The bit width of transmission data is 0.

<2> Select the rising or falling edge of the transmission and reception clocks.

MWI_CS0 register (Written data value: 0000_0001H)
- RX_EDGE0 = 0 Rising edge of reception clock
- TX_EDGE0 = 1 Falling edge of transmission clock

Caution Be sure to perform steps <1> and <2> first after a reset. For the second and subsequent transmission or reception, specify the setting in <3> and the following.
<3> Prepare for transmission.

MWICONT register (Written data value: 2700_2717H)

- CS0_EN = 1  Writing to the CS0 bit is enabled.
- CS1_EN = 0  Writing to the CS1 bit is disabled.
- CS0 = 1  The MWI_CS0 signal is asserted.
- CS1 = 0  The MWI_CS1 signal is inactive.
- RX_EN = 1  Reception is enabled.
- TX_EN = 1  Transmission is enabled.
- BITRX_EN = 1  The bit width specified for received data is enabled.
- BIT_RX = 7  The bit width of received data is set to 8.
- BITATX_EN = 0  The bit width specified for the transmission address is disabled.
- BIT_ATX = 0  The bit width of the transmission address is 0.
- BITDTX_EN = 1  The bit width specified for transmission data is enabled.
- BIT_DTX = 7  The bit width of transmission data is set to 8.

<4> Write transmission data.

MWITXQ register (Written data value: any 8-bit value)

- TXQ = any 8-bit value  8-bit transmission data

<5> Enable issuance of the communication completion interrupt.

MWI_INTENSET register (Written data value: 0000_0001H)

- MWI_ENSET = 1  The interrupt is enabled.

<6> Start communication.

MWISTART register (Written data value: 0000_0001H)

- START = 1  Communication starts.

(2) Communication end
A transmission completion interrupt occurs.

<7> Read the received data.

MWI_RXQ register (read data value)

- RXQ = Read data 8-bit data

<8> Clear the interrupt.

MWI_INTFFCLR register (Written data value: 0000_0001H)

- MWI_FFCLR = 1  The interrupt source is cleared.

<9> Make sure that no interrupt is being issued.

MWI_INTSTATUS register (read data value: 0000_0000H)

- Make sure that the MWI_STATUS bit is set to 0.
5.4.2 Single transfer setup

Steps <1> to <9> are the same as those described in 5.4.1 Settings common to single and burst transfer.

(1) Communication end

<10> Disable the interrupt.

MWI_INTENCLR register (Written data value: 0000_0000H)
  • MWI_ENCLR = 0 The interrupt is disabled.

<11> Reset the MWI_CONT register (deassert NWI_CS0).

MWI_CONT register (Written data value: 0000_0010H)
  • CS0_EN = 1 Writing to the CS0 bit is enabled.
  • CS1_EN = 0 Writing to the CS1 bit is disabled.
  • CS0 = 0 The MWI_CS0 signal is deasserted.
  • CS1 = 0 The MWI_CS1 signal is inactive.
  • RX_EN = 0 Reception is disabled.
  • TX_EN = 0 Transmission is disabled.
  • BITRX_EN = 0 The bit width specified for received data is disabled.
  • BIT_RX = 0 The bit width of received data is set to 0.
  • BITATX_EN = 0 The bit width specified for the transmission address is disabled.
  • BIT_ATX = 0 The bit width of the transmission address is 0.
  • BITDTX_EN = 0 The bit width specified for the transmission data is disabled.
  • BIT_DTX = 0 The bit width of transmission data is set to 0.

Figure 5-5. Concurrent Data Transmission/Reception Timing (During a Single Transfer)
5.4.3 Burst transfer setup

Steps <1> to <9> are the same as those described in 5.4.1 Settings common to single and burst transfer.

(1) Communication setup

- **<10> Write transmission data.**
  
  MWI_TXQ register (Written data value: any 8-bit value)
  
  - TXQD = any 8-bit value 8-bit transmission data

- **<11> Start communication.**
  
  MWI_START register (Written data value: 0000_0001H)
  
  - START = 1 Communication starts.

(2) Communication end

A transmission completion interrupt occurs.

- **<12> Read the received data.**
  
  MWI_RXQ register (read data value)
  
  - RXQ = Read data 8-bit data

- **<13> Clear the interrupt.**
  
  MWI_INTFFCLR register (Written data value: 0000_0001H)
  
  - MWI_FFCLR = 1 The interrupt source is cleared.

- **<14> Make sure that no interrupt is being issued.**
  
  MWI_INTSTATUS register (read data value: 0000_0000H)
  
  - Make sure that the MWI_STATUS bit is set to 0.

**Remark** If communication is executed three or more times, repeat <10> to <14>.

- **<15> Disable the interrupt.**
  
  MWI_INTENCLR register (Written data value: 0000_0000H)
  
  - MWI_ENCLR = 0 The interrupt is disabled.
Reset the MWI_CONT register (deassert NWI_CS0).

MWI_CONT register (Written data value: 0000_0010H)

- CS0_EN = 1  Writing to the CS0 bit is enabled.
- CS1_EN = 0  Writing to the CS1 bit is disabled.
- CS0 = 0  The MWI_CS0 signal is deasserted.
- CS1 = 0  The MWI_CS1 signal is inactive.
- RX_EN = 0  Reception is disabled.
- TX_EN = 0  Transmission is disabled.
- BITRX_EN = 0  The bit width specified for received data is disabled.
- BIT_RX = 0  The bit width of received data is set to 0.
- BITATX_EN = 0  The bit width specified for the transmission address is disabled.
- BIT_ATX = 0  The bit width of the transmission address is 0.
- BITDTX_EN = 0  The bit width specified for the transmission data is disabled.
- BIT_DTX = 0  The bit width of transmission data is set to 0.

Figure 5-6. Concurrent Data Transmission/Reception Timing (During a Burst Transfer)
### Revision History

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>February 10, 2009</td>
<td>1.0</td>
<td>-</td>
</tr>
<tr>
<td>April 27, 2009</td>
<td>2.0</td>
<td>Incremental update from comments to the 1.0..</td>
</tr>
</tbody>
</table>
For further information, please contact:

NEC Electronics Corporation
1753, Shimonumabe, Nakahara-ku,
Kawasaki, Kanagawa 211-8668,
Japan
Tel: 044-435-5111
http://www.necel.com/

[America]
NEC Electronics America, Inc.
2880 Scott Blvd.
Santa Clara, CA 95050-2554, U.S.A.
Tel: 408-588-6000
800-366-9782
http://www.am.necel.com/

NEC Electronics (Europe) GmbH
Arcadistrasse 10
40472 Düsseldorf, Germany
Tel: 0211-65030
http://www.eu.necel.com/

Hanover Office
Podbielkistrasse 166 B
30177 Hannover
Tel: 0 511 33 40 2-0

Munich Office
Werner-Eckert-Strasse 9
81829 München
Tel: 0 89 92 10 03-0

Stuttgart Office
Industriestrasse 3
70565 Stuttgart
Tel: 0 711 99 01 0-0

United Kingdom Branch
Cygnus House, Sunrise Parkway
Linford Wood, Milton Keynes
MK14 6NP, U.K.
Tel: 01908-691-133

Succursale Française
9, rue Paul Dautier, B.P. 52
78142 Velizy-Villacoublay Cédex
France
Tel: 01-3067-5800

Sucursal en España
Juan Espandalu, 15
28007 Madrid, Spain
Tel: 091-504-2787

Tyskland Filial
Täby Centrum
Entrance S (7th floor)
18322 Täby, Sweden
Tel: 08 638 72 00

Filiale Italiana
Via Fabio Filzi, 25/A
20124 Milano, Italy
Tel: 02-667541

Branch The Netherlands
Steigerweg 6
5616 HS Eindhoven
The Netherlands
Tel: 040 265 40 10

[Europe]

NEC Electronics (China) Co., Ltd
7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: 010-8235-1155
http://www.cn.necel.com/

Shanghai Branch
Room 2509-2510, Bank of China Tower,
200 Yincheng Road Central,
Pudong New Area, Shanghai, P.R.China P.C:200120
Tel:021-5888-5400
http://www.cn.necel.com/

Shenzhen Branch
Unit 01, 39/F, Excellence Times Square Building,
No. 4068 Yi Tian Road, Futian District, Shenzhen,
P.R.China P.C:518048
Tel:0755-8282-9800
http://www.cn.necel.com/

NEC Electronics Hong Kong Ltd.
Unit 1601-1613, 16/F., Tower 2, Grand Century Place,
193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: 2886-9318
http://www.hk.necel.com/

NEC Electronics Taiwan Ltd.
7F, No. 363 Fu Shing North Road
Taipei, Taiwan, R. O. C.
Tel: 02-8175-9600
http://www.tw.necel.com/

NEC Electronics Singapore Pte. Ltd.
238A Thomson Road,
#12-08 Novena Square,
Singapore 307684
Tel: 6253-8311
http://www.sg.necel.com/

NEC Electronics Korea Ltd.
11F., Samik Lavied’or Bldg., 720-2,
Yeoksam-Dong, Kangnam-Ku,
Seoul, 135-080, Korea
Tel: 02-558-3737
http://www.kr.necel.com/